Analog Devices v. Xilinx: Federal Circuit Affirms Patent Invalidity in Bootstrapped Switching Circuit Dispute
Was möchten Sie als Nächstes tun?
Wählen Sie Ihren Weg entsprechend Ihren aktuellen Bedürfnissen:
📋 Fallzusammenfassung
| Fallbezeichnung | Analog Devices, Inc. v. Xilinx, Inc., et al. |
| Fallnummer | 22-1536 (Fed. Cir.) |
| Gericht | Federal Circuit, Appeal from D.C. Circuit Region |
| Dauer | MAR 2022 – MAR 2024 722 days |
| Ergebnis | Defendant Win — Patent Invalidated |
| Streitgegenständliches Patent | |
| Beschuldigte Produkte | Bootstrapped switching circuits within Xilinx’s product line |
Fallübersicht
Die Parteien
⚖️ Kläger
A global semiconductor leader specializing in data conversion, signal processing, and power management integrated circuits.
🛡️ Beklagter
Prominent developer of programmable logic devices, FPGAs, and adaptive computing solutions, now a subsidiary of AMD.
Das streitige Patent
This case centered on U.S. Patent No. 10,250,250 B2, covering bootstrapped switching circuit technology. This patent is a fundamental building block in analog front-end design, critical for achieving low on-resistance and linearity in high-speed sampling applications.
- • US10,250,250 B2 — Bootstrapped switching circuit configurations for enhanced switching performance
Designing a similar circuit?
Check if your circuit design might infringe this or related patents before launch.
Das Urteil und die rechtliche Analyse
Ergebnis
The Federal Circuit issued a clear, unambiguous ruling: AFFIRMED. The court upheld the finding that U.S. Patent No. 10,250,250 B2 is unpatentable, effectively canceling Analog Devices’ patent rights in the bootstrapped switching circuit claims at issue. No damages award was applicable given the invalidity determination, and injunctive relief was rendered moot by the cancellation finding.
Wichtige rechtliche Fragen
While the complete written opinion details were not available, the Federal Circuit’s affirmance of unpatentability in this technology context typically turns on one or more of the following grounds: **Obviousness (35 U.S.C. § 103)**, **Anticipation (35 U.S.C. § 102)**, or challenges related to **Claim Construction**. The ruling reinforces that even patents covering commercially significant circuit techniques face rigorous validity review when challenged by well-resourced defendants.
Freedom to Operate (FTO) Analysis for Circuit Design
This case highlights critical IP risks in semiconductor circuit design. Choose your next step:
📋 Die Auswirkungen dieses Falls verstehen
Learn about the specific risks and implications from this litigation in semiconductor IP.
- Alle zugehörigen Patente in diesem Technologiebereich anzeigen
- See which companies are most active in circuit design patents
- Understand claim construction patterns for analog circuits
🔍 Check My Circuit’s Risk
Run a comprehensive FTO analysis for your own technology or circuit design.
- Input your circuit description or technical features
- KI identifiziert potenziell blockierende Patente
- Erhalten Sie einen umsetzbaren Risikobewertungsbericht
Bereich mit hoher Kontrolle
Bootstrapped switching circuits face strong prior art
Deep Prior Art
Extensive existing literature and patents
Invalidity Confirmed
Signals wider FTO in this specific area
✅ Wichtigste Erkenntnisse
Federal Circuit affirmance of bootstrapped switching circuit patent invalidity confirms aggressive prior art scrutiny in mature analog technologies.
Verwandte Rechtsprechung suchen →Invalidity/cancellation actions via post-grant proceedings represent a high-efficacy defense strategy against semiconductor patent assertions.
Präzedenzfälle erkunden →Häufig gestellte Fragen
The case involved U.S. Patent No. 10,250,250 B2 (Application No. US15/689,491), covering bootstrapped switching circuit technology.
The court affirmed the finding that the patent was unpatentable, upholding an invalidity/cancellation determination in an appeal decided March 6, 2024.
The affirmance signals continued Federal Circuit scrutiny of analog circuit patents and strengthens the strategic case for post-grant invalidity challenges in semiconductor IP disputes.
Sind Sie bereit, Ihre Patentstrategie zu stärken?
Schließen Sie sich den über 18.000 Fachleuten aus dem Bereich des geistigen Eigentums an, die PatSnap Eureka nutzen, um mit KI-gestützter Präzision Recherchen zum Stand der Technik durchzuführen, Patentanmeldungen zu erstellen und Wettbewerbslandschaften zu analysieren.
Referenzen
- United States Court of Appeals for the Federal Circuit — Case 22-1536
- U.S. Patent and Trademark Office — Patent Center (US10250250B2)
- PACER – Öffentlicher Zugang zu elektronischen Gerichtsakten
- Cornell Legal Information Institute — 35 U.S.C. § 102 (Anticipation)
- Cornell Legal Information Institute — 35 U.S.C. § 103 (Obviousness)
Dieser Artikel dient ausschließlich zu Informationszwecken und stellt keine Rechtsberatung dar. Alle Angaben zu den Fällen stammen aus öffentlich zugänglichen Gerichtsakten. Informationen zu den Funktionen der Plattform finden Sie auf PatSnap.