pSemi Corp. vs. Cirrus Logic: Dismissed With Prejudice in Semiconductor Patent Dispute
Was möchten Sie als Nächstes tun?
Wählen Sie Ihren Weg entsprechend Ihren aktuellen Bedürfnissen:
Lernen Sie aus diesem Fall
Understand the legal analysis, timeline, and key takeaways for semiconductor IP.
EmpfohlenÜberprüfen Sie das Risiko meines Produkts
Run FTO analysis for your own semiconductor technology or product.
Patentlandschaft erkunden
View related patents and competitive intelligence in semiconductor IP.
📋 Fallzusammenfassung
| Fallbezeichnung | pSemi Corp. v. Cirrus Logic, Inc. |
| Fallnummer | 1:25-cv-00415 (D. Del.) |
| Gericht | Bundesbezirksgericht für den Bezirk Delaware |
| Dauer | Apr 2025 – Feb 2026 307 days |
| Ergebnis | Mit Vorurteil abgewiesen |
| Streitige Patente | |
| Beschuldigte Produkte | Cirrus Logic LN8411 Product Line |
Fallübersicht
In a case that underscores the high-stakes nature of semiconductor intellectual property disputes, pSemi Corp.’s patent infringement action against Cirrus Logic, Inc. concluded with a stipulated dismissal with prejudice on February 3, 2026—just 307 days after filing. Case No. 1:25-cv-00415, heard before Judge Gregory B. Williams in the United States District Court for the District of Delaware, involved three U.S. semiconductor patents and targeted Cirrus Logic’s LN8411 product line.
The outcome—a mutual dismissal with each party bearing its own attorneys’ fees and costs—offers no public admission of liability or wrongdoing by either side. Yet the resolution carries meaningful implications for semiconductor patent litigation strategy, freedom-to-operate (FTO) analysis, and the evolving dynamics between fabless semiconductor IP holders and integrated circuit developers. For patent attorneys, IP professionals, and R&D teams operating in the power management and analog semiconductor space, this case provides a valuable data point on assertion strategy, venue selection, and negotiated resolution timelines.
Die Parteien
⚖️ Kläger
A wholly owned subsidiary of Murata Manufacturing Co., Ltd., specializing in RF and power management integrated circuits with a robust patent portfolio.
🛡️ Beklagter
A fabless semiconductor company known for high-precision analog and mixed-signal integrated circuits, serving audio, power conversion, and consumer electronics markets.
Streitige Patente
This litigation involved three recently issued U.S. patents in the semiconductor technology domain. Their high publication numbers indicate issuance within the 2024–2025 timeframe, reflecting pSemi’s active prosecution strategy in rapidly evolving semiconductor design areas.
- • US12212232B2 — Semiconductor architecture for power management ICs
- • US12143010B2 — High-efficiency power conversion methodologies
- • US12113438B2 — Integrated circuit design for analog and mixed-signal applications
Developing a new power management IC?
Check if your semiconductor design might infringe these or related patents before launch.
Das Urteil und die rechtliche Analyse
Ergebnis
The case was resolved via stipulated dismissal with prejudice, jointly submitted by counsel from Quinn Emanuel and Morris Nichols. The order states: “All claims asserted in this case shall be dismissed with prejudice, with each party to bear its own attorneys’ fees, expenses, and costs.” No damages award, injunctive relief, or licensing terms were publicly disclosed. The “with prejudice” designation means pSemi cannot re-file the same claims against Cirrus Logic based on the same patents and same accused conduct.
Wichtige rechtliche Fragen
The case was initiated as a standard patent infringement action. Because the matter resolved by stipulation before trial or dispositive motion rulings, no judicial findings on infringement, validity, claim construction, or damages were issued. This means the case sets no binding legal precedent. The absence of a licensing disclosure, combined with each party bearing its own costs, suggests a confidential resolution, such as a cross-license, a design-around by Cirrus Logic, or a commercial negotiation.
Strategische Erkenntnisse
This case reveals important insights into assertion strategy and resolution dynamics for recently issued semiconductor patents. The filing of suit based on patents issued within 12–18 months of the application’s progression through prosecution represents an increasingly common “fast-assertion” strategy, leveraging newly granted claims against concurrent competitive products.
For patent holders, asserting recently issued patents with claim mapping tied to specific competitor schematics demonstrates thorough pre-litigation preparation. For accused infringers, retaining experienced patent defense counsel early positions them favorably for both litigation and negotiation. The mutual cost-bearing structure suggests neither party achieved a clearly superior public outcome, reflecting balanced litigation posture.
Freedom-to-Operate-Analyse (FTO)
This case highlights critical IP risks in semiconductor design. Choose your next step:
📋 Die Auswirkungen dieses Falls verstehen
Learn about the specific risks and implications from this semiconductor litigation.
- View all 80+ related patents in the power management IC space
- See which companies are most active in semiconductor patents
- Understand claim construction patterns in analog/mixed-signal ICs
🔍 Das Risiko meines Produkts überprüfen
Führen Sie eine umfassende FTO-Analyse für Ihre eigene Halbleitertechnologie oder Ihr eigenes Halbleiterprodukt durch.
- Geben Sie Ihre Produktbeschreibung oder technischen Merkmale ein.
- AI identifies potentially blocking patents (including recent issues)
- Erhalten Sie einen umsetzbaren Risikobewertungsbericht
Hochrisikogebiet
Power management ICs & analog circuits
80+ Related Patents
In power management IC space
Design-Around-Optionen
Für die meisten Ansprüche verfügbar
✅ Wichtigste Erkenntnisse
Stipulated dismissals with prejudice in Delaware semiconductor cases frequently reflect confidential licensing resolutions—monitor subsequent SEC filings.
Verwandte Rechtsprechung suchen →The absence of claim construction or invalidity rulings limits precedential value but preserves both parties’ IP positions for future assertions.
Präzedenzfälle erkunden →Annotated schematics as litigation exhibits confirm that product-level technical detail is central to infringement mapping—maintain rigorous design documentation.
FTO-Analyse für mein Produkt starten →Conduct FTO analyses against pending patent applications, not only issued patents, especially from portfolio-intensive companies like pSemi/Murata.
Versuchen Sie es mit der Erstellung von KI-Patenten →Häufig gestellte Fragen
Three U.S. patents were asserted: US12212232B2, US12143010B2, and US12113438B2, all in the semiconductor technology domain, specifically relating to power management integrated circuits.
The case was dismissed with prejudice by stipulation on February 3, 2026, with each party bearing its own fees and costs. No damages or injunctive relief were publicly awarded, suggesting a confidential settlement or strategic withdrawal.
It reinforces that recently issued, claim-mapped semiconductor patents can generate swift resolutions—whether through licensing or strategic withdrawal—without requiring full trial proceedings. It highlights the importance of fast-assertion strategies for patent holders.
R&D teams in the semiconductor industry should maintain rigorous design documentation and conduct Freedom-to-Operate (FTO) analyses not only against issued patents but also against pending applications, especially from portfolio-intensive companies.
Ready to Strengthen Your Patent Strategy in Semiconductors?
Schließen Sie sich den über 18.000 Fachleuten aus dem Bereich des geistigen Eigentums an, die PatSnap Eureka nutzen, um mit KI-gestützter Präzision Recherchen zum Stand der Technik durchzuführen, Patentanmeldungen zu erstellen und Wettbewerbslandschaften zu analysieren.
PatSnap-Team für geistiges Eigentum
Patentrecherche und Wettbewerbsbeobachtung · PatSnap
Diese Analyse wurde vom PatSnap IP Intelligence Team erstellt – einer Gruppe aus Patentanalysten, IP-Strategen und Datenwissenschaftlern, die täglich mit der globalen Patentdatenbank von PatSnap arbeiten, die über 2 Milliarden strukturierte Datenpunkte aus Patenten, Prozessakten, wissenschaftlicher Literatur und behördlichen Einreichungen umfasst.
Das Team ist darauf spezialisiert, wegweisende Gerichtsurteile zu verfolgen, komplexe Gerichtsentscheidungen in umsetzbare Strategien zum Schutz geistigen Eigentums zu übersetzen und die Auswirkungen auf die Wettbewerbsanalyse für Forschungs- und Entwicklungs- sowie Rechtsabteilungen zu ermitteln. Alle Fallanalysen stützen sich auf Primärquellen: offizielle Gerichtsakten, beim USPTO eingereichte Unterlagen und Urteile des Federal Circuit.
Referenzen
- United States District Court for the District of Delaware — Case 1:25-cv-00415 (via PACER)
- US-Patent- und Markenamt – Patentzentrum
- PACER-Fallsuche
- Cornell Legal Information Institute
- PatSnap – Lösungen für den Umgang mit geistigem Eigentum für Anwaltskanzleien
Dieser Artikel dient ausschließlich zu Informationszwecken und stellt keine Rechtsberatung dar. Alle Angaben zu den Fällen stammen aus öffentlich zugänglichen Gerichtsakten. Informationen zu den Funktionen der Plattform finden Sie auf PatSnap.
📑 Inhaltsverzeichnis
🀗 PatSnap Eureka IP Tools
🔍Neuheitensuche
Sofortigen Zugriff auf den Stand der Technik
Patententwurf
KI-gestützte Schadenbearbeitung
FTO-Analyse
Risiko einer Rechtsverletzung bewerten
Concerned About Your Semiconductor Product?
Warten Sie nicht, bis es zu einem Rechtsstreit kommt. Prüfen Sie jetzt die Rechtssicherheit Ihres Produkts mithilfe einer KI-gestützten Analyse.
FTO für mein Produkt ausführen