Analog Devices v. Xilinx: Federal Circuit Affirms Patent Invalidity in Bootstrapped Switching Circuit Dispute
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | Analog Devices, Inc. v. Xilinx, Inc., et al. |
| Case Number | 22-1536 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from D.C. Circuit Region |
| Duration | MAR 2022 – MAR 2024 722 days |
| Outcome | Defendant Win — Patent Invalidated |
| Patent at Issue | |
| Accused Products | Bootstrapped switching circuits within Xilinx’s product line |
Case Overview
The Parties
⚖️ Plaintiff
A global semiconductor leader specializing in data conversion, signal processing, and power management integrated circuits.
🛡️ Defendant
Prominent developer of programmable logic devices, FPGAs, and adaptive computing solutions, now a subsidiary of AMD.
The Patent at Issue
This case centered on U.S. Patent No. 10,250,250 B2, covering bootstrapped switching circuit technology. This patent is a fundamental building block in analog front-end design, critical for achieving low on-resistance and linearity in high-speed sampling applications.
- • US10,250,250 B2 — Bootstrapped switching circuit configurations for enhanced switching performance
Designing a similar circuit?
Check if your circuit design might infringe this or related patents before launch.
The Verdict & Legal Analysis
Outcome
The Federal Circuit issued a clear, unambiguous ruling: AFFIRMED. The court upheld the finding that U.S. Patent No. 10,250,250 B2 is unpatentable, effectively canceling Analog Devices’ patent rights in the bootstrapped switching circuit claims at issue. No damages award was applicable given the invalidity determination, and injunctive relief was rendered moot by the cancellation finding.
Key Legal Issues
While the complete written opinion details were not available, the Federal Circuit’s affirmance of unpatentability in this technology context typically turns on one or more of the following grounds: **Obviousness (35 U.S.C. § 103)**, **Anticipation (35 U.S.C. § 102)**, or challenges related to **Claim Construction**. The ruling reinforces that even patents covering commercially significant circuit techniques face rigorous validity review when challenged by well-resourced defendants.
Freedom to Operate (FTO) Analysis for Circuit Design
This case highlights critical IP risks in semiconductor circuit design. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation in semiconductor IP.
- View all related patents in this technology space
- See which companies are most active in circuit design patents
- Understand claim construction patterns for analog circuits
🔍 Check My Circuit’s Risk
Run a comprehensive FTO analysis for your own technology or circuit design.
- Input your circuit description or technical features
- AI identifies potentially blocking patents
- Get actionable risk assessment report
High Scrutiny Area
Bootstrapped switching circuits face strong prior art
Deep Prior Art
Extensive existing literature and patents
Invalidity Confirmed
Signals wider FTO in this specific area
✅ Key Takeaways
Federal Circuit affirmance of bootstrapped switching circuit patent invalidity confirms aggressive prior art scrutiny in mature analog technologies.
Search related case law →Invalidity/cancellation actions via post-grant proceedings represent a high-efficacy defense strategy against semiconductor patent assertions.
Explore precedents →Frequently Asked Questions
The case involved U.S. Patent No. 10,250,250 B2 (Application No. US15/689,491), covering bootstrapped switching circuit technology.
The court affirmed the finding that the patent was unpatentable, upholding an invalidity/cancellation determination in an appeal decided March 6, 2024.
The affirmance signals continued Federal Circuit scrutiny of analog circuit patents and strengthens the strategic case for post-grant invalidity challenges in semiconductor IP disputes.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
References
- United States Court of Appeals for the Federal Circuit — Case 22-1536
- U.S. Patent and Trademark Office — Patent Center (US10250250B2)
- PACER — Public Access to Court Electronic Records
- Cornell Legal Information Institute — 35 U.S.C. § 102 (Anticipation)
- Cornell Legal Information Institute — 35 U.S.C. § 103 (Obviousness)
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.