Bell Semiconductor v. ASMedia Technology: Semiconductor IP Dispute Closed by Stipulation
Bell Semiconductor asserted two semiconductor process patents — covering interconnect layer fabrication and clock-net dummy metal methods — against ASMedia Technology in the Southern District of New York. The case ran approximately 16 months before closing in January 2024 via a court-directed stipulation of dismissal.
Stipulated dismissal closes SDNY semiconductor process patent dispute
Bell Semiconductor, LLC filed this patent infringement action against ASMedia Technology, Inc. on September 23, 2022 in the Southern District of New York (Case No. 1:22-cv-08166). Bell asserted two patents: US7007259B2, directed to a method for making an interconnect layer and a semiconductor device incorporating it, and US6436807B1, covering a method for providing clock-net aware dummy metal using dummy regions. ASMedia Technology is a semiconductor company known for producing USB and PCIe connectivity chips, making its products plausibly within the technical scope of the asserted process patents.
The case was closed on January 18, 2024, after the court lifted a pre-existing stay specifically to allow filing of a stipulation of dismissal. The Clerk of Court was directed to file the stipulation and close the matter. The basis of termination is recorded as ‘Other,’ and the public record does not specify whether the dismissal was entered with or without prejudice. The stay mechanism that preceded dismissal suggests the parties may have been engaged in parallel proceedings — potentially inter partes review or a co-pending related action — during part of the case’s lifetime.
The approximately 16-month lifespan of this case, ending in a negotiated stipulation rather than a merits ruling, is consistent with a pre-trial resolution — whether through settlement, licensing agreement, or another form of disposition not publicly disclosed. The lifting of the stay solely to file the stipulation suggests the resolution was reached while the stay was still in force, implying external or parallel process drove the outcome. What specific terms were reached, and whether Bell retains the right to refile against ASMedia, remains unknown from the public docket.
Filing to filing in 482 days
Case duration: filed Sep 2022, closed Jan 2024
Full party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Bell Semiconductor, LLC | Company | Patent assertion entity — holder of US7007259B2 and US6436807B1 (semiconductor process patents)Search in Eureka ↗ |
| Defendant | ASMEDIA Technology, Inc. | Company | ASMedia Technology, Inc. — fabless semiconductor company specialising in USB and PCIe connectivity ICsSearch in Eureka ↗ |
| Plaintiff counsel | Adam Rodriguez | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Defendant counsel | Christopher Schmidt | Attorney | Counsel for ASMEDIA Technology, Inc.Search in Eureka ↗ |
| Defendant counsel | Eric A. Buresh | Attorney | Counsel for ASMEDIA Technology, Inc.Search in Eureka ↗ |
| Defendant counsel | Richard Straussman | Attorney | Counsel for ASMEDIA Technology, Inc.Search in Eureka ↗ |
| Presiding judge | Judge Unassigned | Chief Judge | New York Southern District Court — Chief JudgeSearch in Eureka ↗ |
Stipulation of dismissal — official text
The court’s order directing the Clerk to file the stipulation of dismissal and close the case is a procedural termination rather than a merits ruling. No findings on infringement, validity, or damages were made. The order’s explicit reference to lifting the stay ‘for the purposes of’ filing the stipulation confirms the case was resolved entirely outside the merits track. Neither party secured a judicial determination on the patents’ validity or scope — leaving the patents technically intact and potentially available for further assertion.
US7007259B2 & US6436807B1 — Semiconductor Interconnect and Dummy Metal Methods
US7007259B2 (application no. US10/632622) claims a method for making an interconnect layer and a semiconductor device that includes such a layer — a foundational process step in IC fabrication governing how conductive pathways are formed between transistors. US6436807B1 (application no. US09/484310) covers a method for providing clock-net aware dummy metal using dummy regions, a design-for-manufacturability technique used to improve pattern density uniformity during chemical mechanical planarisation. Both patents address back-end-of-line semiconductor manufacturing processes relevant to virtually any advanced IC.
From a competitive standpoint, these patents are strategically significant because the methods they protect are embedded in foundry process flows rather than in chip architecture — meaning exposure can arise regardless of a company’s own design choices, depending on how their foundry implements these steps. For fabless companies like ASMedia, whose USB and PCIe chips are manufactured at third-party foundries, this creates a structural vulnerability. The case suggests Bell Semiconductor views these patents as commercially licensable assets and is prepared to litigate to establish that value.
Should your team run an FTO against US7007259B2 and US6436807B1?
Any fabless semiconductor company whose products are manufactured using advanced CMOS process nodes should consider whether their foundry’s interconnect formation and dummy metal processes fall within the claim scope of US7007259B2 and US6436807B1. This is especially relevant for designers of USB, PCIe, and high-speed interface ICs — the product categories directly implicated by Bell’s action against ASMedia. The risk is not limited to direct competitors of ASMedia; any company using similar foundry processes may face comparable exposure.
PatSnap Eureka’s FTO Search Agent can map the independent claims of US7007259B2 and US6436807B1 against your product and process documentation, flag prior art that may support invalidity arguments, and identify the claim elements most likely to be disputed. Claim monitoring alerts can notify your team if Bell Semiconductor files continuation applications that extend the patent family’s coverage — a common tactic by assertion entities to maintain enforcement leverage beyond the original grant.
Run a freedom-to-operate analysis on US7007259B2 to assess your product’s exposure
Run FTO in Eureka →Related semiconductor process patent infringement cases in US district courts
PatSnap Eureka tracks related litigation across truck body equipment, vehicle accessories, and comparable infringement actions in the Georgia district system.
What this case signals for the semiconductor IP enforcement landscape
Bell Semiconductor’s assertion of foundational process patents against a fabless IC designer follows a recognisable PAE playbook — and the outcome warrants attention from anyone in the semiconductor supply chain.
Foundational process patents remain potent tools against fabless designers
Even companies that do not operate fabs can face infringement exposure when their products are manufactured using patented process steps. Bell’s assertion of interconnect and dummy metal method patents against ASMedia illustrates how process IP can be wielded against downstream chip designers. R&D and IP teams at fabless companies should audit their foundry partners’ process documentation for potential exposure to asserted method claims.
The stay-then-dismiss pattern suggests parallel proceedings shaped the outcome
The court’s stay prior to dismissal is a procedural flag worth tracking. Stays in patent cases frequently accompany inter partes review petitions at the USPTO. If an IPR was filed on US7007259 or US6436807, its outcome — or the threat of it — may have influenced the settlement posture of both parties. Monitoring USPTO PTAB records for these patent numbers provides additional strategic context not visible from the district court docket alone.
Bell v ASMEDIA — key questions answered
Bell Semiconductor asserted two patents: US7007259B2, covering a method for making an interconnect layer and a semiconductor device including the same, and US6436807B1, covering a method for providing clock-net aware dummy metal using dummy regions. Both are semiconductor fabrication process patents filed via application numbers US10/632622 and US09/484310 respectively.
The public record confirms the case was subject to a stay prior to dismissal but does not specify the precise reason for the stay. In patent litigation, stays commonly accompany inter partes review petitions at the USPTO or parallel proceedings in another forum. The stay was lifted solely to allow the stipulation of dismissal to be filed, suggesting the underlying dispute was resolved while the stay remained in force.
The public docket records the basis of termination as ‘Other’ and does not specify whether the dismissal was entered with or without prejudice. Without reviewing the filed stipulation directly, it is not possible to determine whether Bell Semiconductor retains the right to refile the same claims against ASMedia Technology on the asserted patents.
Bell Semiconductor, LLC is a patent assertion entity that holds and enforces semiconductor process patents. Its strategy — asserting foundational back-end-of-line fabrication method patents against fabless chip designers — is consistent with a licensing-focused enforcement model. By targeting companies whose products are manufactured using patented process steps, Bell can assert infringement without needing to show that the defendant itself operates a fab.
The stipulated dismissal without a merits ruling means US7007259B2 and US6436807B1 were not invalidated or found not infringed by a court. Both patents remain active enforcement assets. Companies in the USB, PCIe, and high-speed interface IC space — particularly fabless designers — should conduct freedom-to-operate analysis against these patents and monitor Bell Semiconductor’s assertion activity and any continuation filings that may extend the patent families.
PatSnap Eureka searches patents and litigation data to answer instantly.