Bell Semiconductor v. Cisco: Semiconductor Patent Dismissed With Prejudice

📄 View Full Report 📥 Export PDF 🔗 Share ⭐ Save

Introduction

In a swift resolution that closed within 148 days of filing, Bell Semiconductor, LLC v. Cisco Systems, Inc. (Case No. 4:23-cv-00971) ended in a stipulated dismissal that carries meaningful strategic weight for both patent assertion entities and accused technology companies. Filed on October 31, 2023, in the U.S. District Court for the Eastern District of Texas before Chief Judge Sean D. Jordan, the case centered on alleged infringement of U.S. Patent No. 7,345,245 — a semiconductor packaging patent — by a specific Cisco networking hardware component.

What makes this semiconductor patent infringement case particularly instructive is the nuanced split outcome encoded in the dismissal: with prejudice as to the specifically accused product, without prejudice otherwise. That distinction is far from procedural boilerplate. It signals a carefully negotiated resolution with deliberate strategic implications for future assertion scope, licensing posture, and design-around calculus. For patent attorneys, IP managers, and R&D teams operating in the semiconductor and networking space, this case offers a compact but rich set of lessons.

📋 Case Summary

Case NameBell Semiconductor, LLC v. Cisco Systems, Inc.
Case Number4:23-cv-00971 (E.D. Tex.)
CourtU.S. District Court for the Eastern District of Texas
DurationOct 2023 – Mar 2024 148 days
OutcomeStipulated Dismissal (Mixed Prejudice)
Patents at Issue
Accused ProductsCisco CATALYST C9200L system board with the Cisco 80-1069-02 semiconductor IC package

Case Overview

The Parties

⚖️ Plaintiff

A patent assertion entity focused on semiconductor intellectual property, successor to legacy semiconductor IP portfolios.

🛡️ Defendant

A global leader in networking infrastructure, holding a dominant market position in enterprise switching, routing, and security.

The Patent at Issue

This case involved U.S. Patent No. 7,345,245, covering semiconductor integrated circuit packaging technology. Semiconductor IC packages are foundational components governing how chips are physically housed, interconnected, and integrated onto printed circuit boards — a technology area with broad applicability across virtually every electronic device category. The patent’s claims, in general terms, relate to structural and interconnect aspects of IC package design.

  • US 7,345,245 — Semiconductor Integrated Circuit Package

Legal Representation

Plaintiff (Bell Semiconductor): Clifford Chad Henson of Devlin Law Firm LLC (Wilmington)

Defendant (Cisco Systems): Christopher Thomas Gresalfi, Eric Hugh Findlay, and Krishnan Padmanabhan, representing Findlay Craft PC and Winston Strawn LLP

Cisco’s engagement of two defense firms — a regional specialist (Findlay Craft PC, known for Eastern District of Texas patent defense work) and a national powerhouse (Winston Strawn LLP) — reflects a serious, resourced defense posture from the outset.

🔍

Developing new semiconductor products?

Check if your IC package design might infringe this or related patents before launch.

Run FTO Check →

Litigation Timeline & Procedural History

The complaint was filed on October 31, 2023, with the case formally closed on March 27, 2024 — a total active duration of just 148 days, approximately five months. This compressed timeline is notably shorter than the average Eastern District of Texas patent case, which typically runs 18–24 months through trial.

The rapid closure strongly suggests that formal discovery, claim construction briefing, or dispositive motion practice did not reach maturation. Instead, the parties appear to have engaged in early-stage negotiations that produced the stipulated dismissal under Federal Rule of Civil Procedure 41(a)(1)(A)(ii) — a mechanism requiring agreement of all parties, distinguishing it from a unilateral plaintiff withdrawal.

The Eastern District of Texas remains one of the most plaintiff-favored patent litigation venues in the United States, known for predictable scheduling orders, experienced patent juries, and efficient case management. Chief Judge Sean D. Jordan, presiding in the Sherman Division, is recognized for active case management and efficient docket control — factors that likely shaped the parties’ timeline calculus.

No publicly documented claim construction orders, summary judgment rulings, or inter partes review (IPR) petitions are reflected in the available case data for this proceeding.

The Verdict & Legal Analysis

Outcome

The case terminated via stipulated dismissal filed jointly pursuant to Fed. R. Civ. P. 41(a)(1)(A)(ii). The key operative terms:

  • With prejudice: As to the Cisco CATALYST C9200L system board with the Cisco 80-1069-02 semiconductor IC package specifically
  • Without prejudice: As to all other potential claims and products
  • Fee and cost allocation: Each party bears its own attorneys’ fees, costs, and expenses

No damages award, royalty determination, or injunctive relief was granted or denied on the merits. The specific financial terms of any underlying settlement agreement, if one exists, were not disclosed in the public record.

Verdict Cause Analysis

The formal verdict cause is categorized as an Infringement Action — meaning Bell Semiconductor initiated on the basis of direct or indirect infringement of US7,345,245 by the identified Cisco product. The case did not proceed to a merits determination on validity or infringement. The stipulated dismissal forecloses litigation risk on both sides without creating judicial precedent on the substantive patent questions.

The with-prejudice / without-prejudice split is strategically significant. By agreeing to a with-prejudice dismissal scoped only to the specifically accused product (the 80-1069-02 IC package on the C9200L board), Bell Semiconductor preserved its ability to assert US7,345,245 against:

  • • Other Cisco products utilizing different semiconductor IC packages
  • • Third-party defendants in separate actions
  • • Future product generations not yet accused

Conversely, Cisco secured a clean, permanent resolution with respect to this specific, commercially deployed product — eliminating ongoing litigation exposure for a product already in wide enterprise deployment.

Legal Significance

This dismissal does not constitute binding precedent on claim construction or patent validity. However, it is procedurally notable for several reasons:

  • 1. Granular product scoping in dismissals — the explicit limitation of with-prejudice effect to a specific product-component combination (board model + IC package part number) is a drafting approach worth noting for practitioners structuring partial resolutions.
  • 2. Preservation of assertion scope — the without-prejudice carve-out reflects Bell Semiconductor’s intent to maintain a viable licensing posture across its broader patent portfolio against the semiconductor packaging industry.
  • 3. Absence of fee-shifting — the mutual bear-own-costs provision suggests neither party sought nor obtained sanctions or exceptional case findings under 35 U.S.C. § 285.

Industry & Competitive Implications

The semiconductor IC packaging space is under intensifying IP scrutiny as advanced packaging technologies — including chiplets, 2.5D/3D integration, and system-in-package designs — become central to performance differentiation in networking, AI accelerator, and high-performance computing hardware. Patent assertion activity targeting legacy and emerging packaging architectures is expected to increase.

For Cisco, resolution of this specific claim protects a deployed enterprise product line without conceding broader IP exposure. The Catalyst 9200 Series is widely deployed across SMB and mid-enterprise segments — continued litigation risk over a core switching platform would have carried material operational implications.

For Bell Semiconductor, the outcome is consistent with a portfolio monetization strategy that uses targeted litigation to initiate licensing discussions, with product-specific resolutions preserving future leverage. The without-prejudice carve-out is a clear marker of continued assertion intent.

Broader industry takeaway: companies deploying third-party semiconductor IC packages in networking or computing hardware should conduct component-level patent clearance and monitor assertion activity around packaging IP portfolios, particularly from entities holding legacy Bell/Lucent/Agere-lineage semiconductor patents.

⚠️

Freedom to Operate (FTO) Analysis

This case highlights critical IP risks in semiconductor IC package design. Choose your next step:

📋 Understand This Case’s Impact

Learn about the specific risks and implications from this litigation.

  • View all related patents in this technology space
  • See which companies are most active in semiconductor IP
  • Understand claim construction patterns
📊 View Patent Landscape
⚠️
High Risk Area

Specific semiconductor IC packaging designs

📋
Active Patent Portfolio

In semiconductor packaging

Design-Around Options

Possible for certain claims

✅ Key Takeaways

For Patent Attorneys & Litigators

Fed. R. Civ. P. 41(a)(1)(A)(ii) stipulated dismissals can be scoped with surgical precision to specific product-component combinations.

Search related case law →

With-prejudice / without-prejudice splits are powerful tools in multi-party, multi-product assertion strategies.

Explore litigation strategies →

Eastern District of Texas continues to attract semiconductor patent assertions; early resolution within 148 days is achievable with aligned incentives.

Analyze venue trends →

Absence of § 285 fee-shifting suggests neither party pursued exceptional case arguments.

Learn about fee-shifting →
🔒
Unlock Strategic Insights for IP & R&D Teams
Get actionable strategies for portfolio monitoring, FTO analysis specificity, and product clearance in the semiconductor space.
Portfolio Monitoring FTO Specificity Product Clearance
Explore Full Analysis in PatSnap Eureka

Frequently Asked Questions

Ready to Strengthen Your Patent Strategy?

Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.

PatSnap IP Intelligence Team

Patent Research & Competitive Intelligence · PatSnap

This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.

The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.

📊 2B+ Patent Data Points 🌍 120+ Countries Covered 🏢 18,000+ Customers Worldwide ⚖️ Global Litigation Database 🔍 Primary Source Verified
⚖️ Disclaimer: This article is for informational purposes only and does not constitute legal advice. The analysis presented reflects publicly available case information and general legal principles. For specific advice regarding patent litigation, FTO analysis, or IP strategy, please consult a qualified patent attorney.