Book a demo

Cut patent&paper research from weeks to hours with PatSnap Eureka AI!

Try now
Bell Semiconductor v. NXP: IC Packaging Patent Invalidity Affirmed | PatSnap
Explore in Eureka
Case ID23-1262
FiledDec 2022
ClosedDec 2024
Patent Litigation

Bell Semiconductor v. NXP: Federal Circuit Affirms IC Package Patents Unpatentable

Bell Semiconductor, LLC asserted two patents covering methods for avoiding parasitic capacitance in integrated circuit packages against NXP, BV. The Federal Circuit affirmed their unpatentability after 716 days of proceedings, leaving Bell Semiconductor’s enforcement position materially weakened across the semiconductor packaging sector.

Resolution time
716days
716 days — above the median for Federal Circuit patent appeals (~18 months)
Patents asserted
2
US8288269B2 and 1 further patent asserted — IC package parasitic capacitance methods
Outcome
Unpatentable
Lower tribunal’s unpatentability finding upheld; no reversible error found
Cost ruling
N/A
No cost ruling recorded in publicly available case data
Published by PatSnap Insights Team · Verified by PatSnap Eureka Data
Case overview

Federal Circuit forecloses Bell Semiconductor’s IC packaging patent enforcement

Bell Semiconductor, LLC appealed a patentability determination to the Court of Appeals for the Federal Circuit (Case No. 23-1262), filed on 20 December 2022. The patents at issue — US8288269B2 and US8049340B2 — cover methods for avoiding parasitic capacitance in integrated circuit packages, a technically significant area as chip densities and operating frequencies rise. NXP, BV, a major semiconductor manufacturer, was the opposing party in the underlying invalidity or cancellation action.

The Federal Circuit closed the case on 5 December 2024 with a terse but authoritative disposition: AFFIRMED. The court found no reversible error in the lower tribunal’s conclusion that both patents are unpatentable. For Bell Semiconductor, this outcome eliminates the asserted patents as enforcement tools. For NXP, the affirmance provides certainty that it faces no continuing liability under these specific patent claims.

At 716 days from filing to close, the appeal ran longer than the typical Federal Circuit patent appeal, which may suggest the panel examined the patentability arguments with care. The public record does not disclose whether the underlying proceeding was an inter partes review, post-grant review, or other validity challenge, nor does it reveal whether damages or injunctive relief were at stake. What remains clear is that both patents now carry an unpatentability finding that is binding and final at this appellate level.

Case at a glance
Case no.23-1262
DefendantNXP, BV
CourtCourt of Appeals for the Federal Circuit
JudgeN/A
FiledDecember 20, 2022
ClosedDecember 5, 2024
Duration716 days
OutcomeUnpatentable
Verdict causePatentability
BasisUnpatentable
Prior Art Intelligence
See what prior art exists on this patent.
Eureka scans millions of patents and papers to surface prior art that may have invalidated these claims before costly litigation begins.
Check Prior Art
Case data sourced from PACER / Court of Appeals for the Federal Circuit via PatSnap Eureka Litigation Intelligence Explore similar cases ↗
Case timeline

Filing to Unpatentable in 716 days

716 days — above the median for Federal Circuit patent appeals (~18 months)

Case timeline: Appeal filed DEC 20 2022, DEC–JAN — 716 days total Horizontal timeline showing the three key events in Bell Semiconductor, LLC v NXP, BV from filing to resolution. Source: PACER, Court of Appeals for the Federal Circuit. DEC 20 2022 Appeal filed Pre-trial proceedings DEC 5 2024 Unpatentable 716 DAYS TOTAL
Court ruling

Federal Circuit affirms: what the unpatentability ruling means for both parties

Legal mechanism

Affirmance means the lower decision stands without modification

When the Federal Circuit ‘affirms,’ it holds that the tribunal below committed no reversible error of law or fact. The unpatentability finding on US8288269B2 and US8049340B2 is now final at this appellate level. Bell Semiconductor would need to seek en banc rehearing or certiorari to the Supreme Court to pursue further review — both are statistically rare outcomes.

No reversible error found
Patent holder outcome

Bell Semiconductor’s IC packaging patents are extinguished as enforcement assets

Both asserted patents are confirmed unpatentable, stripping Bell Semiconductor of any licensing leverage these claims provided. Any pending licensing negotiations or related litigation relying on US8288269B2 or US8049340B2 is now materially undermined. The affirmance is binding precedent that third parties can cite to resist any future enforcement attempt based on these patents.

Patents cancelled — no enforcement path
Challenger outcome

NXP secures freedom to operate without threat from these two patents

NXP emerges with a confirmed unpatentability ruling, eliminating exposure under these specific claims. The affirmance also raises the bar for Bell Semiconductor or any successor-in-interest to reassert equivalent claims in future proceedings. NXP can now design, manufacture, and sell IC packages using the methods at issue without risk of infringement liability under these patents.

FTO confirmed for NXP
Commercial implications

Stronger prior art basis against parasitic capacitance method patents sector-wide

The Federal Circuit’s affirmance strengthens the precedential basis for challenging similar method patents in the IC packaging space. Companies developing or licensing technologies addressing parasitic capacitance in integrated circuit packages should note that the unpatentability finding — now affirmed — may inform future IPR petitions or licensing negotiations involving analogous claims across the semiconductor packaging industry.

Precedent for IC packaging IPR
Legal analysis based on PACER docket records for case 23-1262 and PatSnap Eureka litigation intelligence Search PatSnap Eureka ↗
Parties and representation

Full party and counsel information

RoleNameTypeDetail
PlaintiffBell Semiconductor, LLCCompanySemiconductor IP licensing entity — holder of US8288269B2 and US8049340B2Search in Eureka ↗
DefendantNXP, BVIndividualNXP, BV — global semiconductor manufacturer and integrated circuit designerSearch in Eureka ↗
Plaintiff counselHong Annita ZhongAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff law firmIrell & Manella, LLPLaw FirmRepresenting Bell Semiconductor, LLCSearch in Eureka ↗
Presiding judgeJudge N/AJudgeCourt of Appeals for the Federal CircuitSearch in Eureka ↗
Official verdict

Official order — verbatim text

“THIS CAUSE having been considered, it is ORDERED AND ADJUDGED: AFFIRMED”
Source: PACER Docket, Case 23-1262, Court of Appeals for the Federal Circuit

The Federal Circuit’s order — ‘AFFIRMED’ on a patentability cause — reflects the appellate court’s application of its standard of review: legal conclusions reviewed de novo, factual findings for clear error. A bare affirmance without a written opinion (if applicable) carries the same binding force as a reasoned decision. Both US8288269B2 and US8049340B2 are confirmed unpatentable, and the basis of termination recorded as ‘Unpatentable’ leaves no ambiguity. Bell Semiconductor has no further avenue for relief at this court without seeking en banc rehearing.

PACER case 23-1262 · Public docket record Explore in Eureka ↗
Patent at issue

US8288269B2 & US8049340B2 — Parasitic Capacitance Avoidance in IC Packages

Publication No.US8288269B2
Application No.US13/252632
Patent details
ProductMethods for avoiding parasitic capacitance in integrated circuit packages
Cited in actionDecember 20, 2022

Publication No.US8049340B2
Application No.US11/277188
Patent details
ProductMethods for avoiding parasitic capacitance in integrated circuit packages
Cited in actionDecember 20, 2022

US8288269B2 (application US13/252632) and US8049340B2 (application US11/277188) both relate to methods for avoiding parasitic capacitance in integrated circuit packages. Parasitic capacitance — unwanted capacitive coupling between conductors in a package — degrades signal integrity and power efficiency, making mitigation methods commercially significant as clock speeds and integration densities increase. The earlier application (US11/277188) predates the later continuation, suggesting an extended prosecution strategy intended to broaden or extend coverage across successive chip generations.

For the semiconductor packaging sector, methods that structurally reduce parasitic capacitance have value in high-frequency, high-density applications including RF, automotive, and data centre ICs. Bell Semiconductor’s assertion of these patents against NXP — a major supplier across all three verticals — indicates the patents were considered broadly applicable. With both now confirmed unpatentable, companies previously concerned about freedom-to-operate in this space have materially reduced exposure, though related continuation patents, if any, warrant separate investigation.

Patent data sourced from USPTO via PatSnap Eureka patent database Search patent records in Eureka ↗
Freedom to operate

Should your team run an FTO analysis against US8288269B2 and US8049340B2?

R&D and product teams developing integrated circuit packages that address parasitic capacitance — whether through layout, materials selection, or process methods — should be aware that these two specific patents are confirmed unpatentable. However, Bell Semiconductor or related entities may hold continuation, divisional, or related patents covering overlapping subject matter that are not subject to this ruling. Any FTO analysis in the IC packaging space should map your methods against the full portfolio, not just the two litigated patents.

PatSnap Eureka’s FTO Search Agent can identify related patents in the parasitic capacitance and IC packaging domain, map claim scope across Bell Semiconductor’s portfolio, and flag any surviving related claims that could pose residual risk. Eureka’s citation graph and prosecution history tools allow your team to trace the family tree of US8288269B2 and US8049340B2 and identify whether overlapping claims exist in co-pending or granted siblings.

PatSnap Eureka FTO Search

Run a freedom-to-operate analysis on US8288269B2 to assess your product’s exposure

Run FTO in Eureka →
Related litigation

Similar Federal Circuit Patent Validity Appeals in Semiconductor Packaging

Explore Federal Circuit appeals involving IC packaging and semiconductor method patent validity challenges, including IPR affirmances and related patentability disputes.

🔍
Access 40+ similar cases in PatSnap Eureka
Bell Semiconductor, LLC patent enforcement history, Court of Appeals for the Federal Circuit case history, Bell Semiconductor, LLC’s full IP portfolio, and comparable case analysis
Comparable IPR affirmancesBell Semiconductor prior casesNXP patent disputesIC packaging method patents
Unlock similar cases in Eureka →
Strategic implications

What this case signals for the semiconductor packaging IP landscape

A Federal Circuit affirmance of unpatentability in IC packaging methods has ripple effects well beyond the two parties in this case.

Unpatentability affirmance weakens the entire Bell Semiconductor portfolio signal

When an appellate court confirms that patents are unpatentable, it signals that the underlying application and prosecution strategies may have vulnerabilities. IP teams monitoring Bell Semiconductor’s broader portfolio of IC-related patents should treat this affirmance as a prompt to reassess whether related claims face similar prior art exposure.

Parasitic capacitance method patents now face elevated IPR scrutiny

The Federal Circuit’s endorsement of the lower tribunal’s unpatentability analysis suggests the prior art landscape in this technical domain is well-developed. Any company facing assertion of analogous method patents covering parasitic capacitance mitigation in IC packages should investigate the record developed in this case as a foundation for an IPR petition.

🔒
Full strategic analysis in PatSnap Eureka
Unlock gated analysis on Bell Semiconductor’s semiconductor packaging IP portfolio and Federal Circuit appeal strategy.
Portfolio transfer riskClaim mapping to live patentsIPR petition strategy
Unlock full analysis →
Analysis powered by PatSnap Eureka Litigation Intelligence Explore in Eureka ↗
Frequently asked questions

Bell v NXP — key questions answered

Still have questions? PatSnap Eureka can answer them instantly from patent and litigation data. Ask Eureka ↗
PatSnap Eureka

Track IC packaging patent risk before it reaches your products

This Federal Circuit affirmance removes two patents from the enforcement landscape but related claims may persist. PatSnap Eureka’s FTO and portfolio monitoring tools let you map residual risk across the Bell Semiconductor IC packaging patent family in minutes.

Ask anything about this case.
PatSnap Eureka searches patents and litigation data to answer instantly.
Powered by PatSnap Eureka
Link copied to clipboard

Related Litigation Cases

Help us improve this page

Found incorrect or outdated information? Let us know and we'll get it fixed.