Book a demo

Cut patent&paper research from weeks to hours with PatSnap Eureka AI!

Try now
Bell Semiconductor v. Phison Electronics — Consent Judgment | PatSnap
Patent Litigation

Bell Semiconductor v. Phison Electronics — Consent Judgment in 187 Days

Bell Semiconductor, LLC asserted US7231626B2 — covering engineering change order methods in integrated circuit design — against Phison Electronics in the Colorado District Court. The parties reached a consent judgment in under seven months, ending the infringement action before any substantive merits ruling.

Resolution time
187days
187 days — resolved before most patent cases reach claim construction
Patents asserted
1
US7231626B2 — engineering change order method in integrated circuit design
Outcome
Consent Judgment
Agreed by the parties, entered by the court; binding and final resolution
Cost ruling
Fees & Costs
Each party bears its own attorneys' fees, costs, and expenses
Published by PatSnap Insights Team · Verified by PatSnap Eureka Data
Case overview

IC design patent resolved by consent judgment in Colorado

On 13 October 2022, Bell Semiconductor, LLC filed a patent infringement action against Phison Electronics, Inc. in the U.S. District Court for the District of Colorado (Case No. 1:22-cv-02696). The suit centred on US7231626B2, which claims a method of implementing an engineering change order (ECO) in an integrated circuit design by windows — a technique relevant to post-layout IC design modification workflows. Phison Electronics is a Taiwan-based supplier of NAND flash controller and storage solutions, making it a commercially significant defendant in an IC design patent dispute.

The recorded basis of termination is a Consent Judgment. The docket order states that the parties 'have resolved Plaintiff's claims for relief against Defendant' and jointly requested the court to dismiss Bell Semiconductor's claims with prejudice, with each party bearing its own attorneys' fees, costs, and expenses. The court entered this as the final resolution of the action. The specific terms underlying the parties' resolution are not disclosed in the available record.

A 187-day resolution — before any claim construction hearing or substantive merits ruling — is notably swift for a district court patent case. This timeline suggests the parties moved quickly toward resolution, though the drivers of that speed are not disclosed in the public record. Whether the resolution involved any licensing arrangement, design-around commitment, or other commercial terms remains unknown from publicly available filings.

See Complete Case & Patent Analysis →
Case at a glance
CourtColorado District Court
JudgeN/A
FiledOctober 13, 2022
ClosedApril 18, 2023
Duration187 days
OutcomeConsent Judgment
Verdict causeInfringement Action
BasisConsent Judgment
Prior Art Intelligence
See what prior art exists on this patent.
Eureka scans millions of patents and papers to surface prior art that may have invalidated these claims before costly litigation begins.
Check Prior Art
Case data sourced from PACER / Colorado District Court via PatSnap Eureka Litigation Intelligence Explore similar cases ↗
Case timeline

Filing to Consent Judgment in 187 days

187 days — resolved before most patent cases reach claim construction

Case timeline: Complaint filed OCT 13 2022 — 187 days total Horizontal timeline showing the three key events in Bell Semiconductor, LLC v Phison Electronics, Inc. from filing to resolution. Source: PACER, Colorado District Court. OCT 13 2022 Complaint filed Pre-trial proceedings APR 18 2023 Consent Judgment 187 DAYS TOTAL
Patent at issue

US7231626B2 — Engineering change order method in IC design

Publication No.US7231626B2
Application No.US11/015123
Patent details
ProductMethod of implementing an engineering change order in an integrated circuit design by windows
Cited in actionOctober 13, 2022
Technical brief · sourced from PatSnap patent database
US7231626B2Primary patent
Patent figurePatent figure
Technology summary
By creating windows to isolate and address specific changes within the integrated circuit design, the method efficiently implements ECOs, reducing resource usage and turnaround times by focusing on incremental changes rather than the entire design.
Representative claim (1 of 5 independent)
1. A method comprising steps of: (a) receiving as input an integrated circuit design; (b) receiving as input an engineering change order to the integrated circuit design; (c) creating at least one window in the integrated circuit design that encloses a change to the integrated circuit design introduced by the engineering change order wherein the window is bounded by coordinates that define an area that is less than an entire area of the integrated circuit design; (d) performing an incremental routing of the integrated circuit design only for each net in the integrated circuit design that is enclosed by the window…
Technical background
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates generally to the design of integrated circuits. More specifically, but without limitation thereto, the present invention relates to methods of implementing an engineering change order (ECO) in an integrated circuit design. 2. Description of Related Art In previous methods for implementing an engineering change order (ECO) request in an integrated circuit design, design tools are run for the entire integrated circuit design, even tho…
Patent family
2 family members across 1 jurisdiction (US)
PatSnap Eureka · FTO Search Agent
Should you run an FTO analysis against US7231626B2?

Any company developing IC design workflows — particularly those using engineering change order techniques in post-layout modification — should consider a freedom-to-operate review against US7231626B2. This is especially relevant for NAND flash controller vendors, fabless chip designers, and EDA software developers whose tools or products implement windowed ECO methods. The consent judgment in this case produced no public claim construction record, leaving the scope of US7231626B2's claims uncharted by any court.

Run FTO in Eureka
Patent data sourced from USPTO via PatSnap Eureka patent database Search patent records in Eureka ↗
Official verdict

Official order — verbatim text

WHEREAS, Plaintiff Bell Semiconductor, LLC (“Plaintiff” or “Bell Semic”) and Defendant Phison Electronics Inc.1 (“Defendant” or “Phison”) have resolved Plaintiff’s claims for relief against Defendant in the above-captioned case. NOW, THEREFORE, Plaintiff and Defendant, through their attorneys of record, request this Court to dismiss Plaintiff’s claims for relief against Defendant with prejudice, and with all attorneys’ fees, costs of court and expenses borne by the party incurring same.
Source: PACER Docket, Case 1:22-cv-02696, Colorado District Court

The docket order records a joint request by Bell Semiconductor and Phison Electronics to dismiss all claims with prejudice, with costs borne by each party. The order confirms the parties had resolved the underlying claims before any substantive judicial determination on infringement or validity. No findings of fact or conclusions of law accompany the order, and the specific terms of any resolution between the parties are not disclosed in the available record.

PACER case 1:22-cv-02696 · Public docket record Explore in Eureka ↗
Judgment terms

Consent judgment: what the agreed resolution means for both parties

Legal mechanism

What a consent judgment means in patent litigation

A consent judgment is a binding, court-entered judgment on terms agreed by the parties. Unlike a simple dismissal, it constitutes an adjudication on the record and carries the full force of a court order. Here, the parties jointly requested dismissal with prejudice — meaning Bell Semiconductor cannot re-file the same claims against Phison on the same patent. The specific terms underlying the agreement are not disclosed in the available record.

Court-entered, binding and final
Patent holder outcome

Bell Semiconductor: claims end with prejudice, terms undisclosed

As plaintiff and patent holder, Bell Semiconductor achieved a resolution that closes this particular action with prejudice. The consent judgment preserves the validity of US7231626B2 — no invalidity finding was entered. Bell Semiconductor retains the patent and may continue to assert it against other parties. Whether this resolution included any commercial benefit to Bell Semiconductor is not disclosed in the available record.

Patent validity intact
Defendant outcome

Phison Electronics: infringement claims dismissed with prejudice

For Phison Electronics, the consent judgment means Bell Semiconductor's infringement claims are dismissed with prejudice — Bell cannot re-litigate the same claims from this case against Phison under US7231626B2. Each party bears its own legal costs, as expressly stated in the docket order. The specific terms of any resolution between the parties are not disclosed in the available public record.

Claims cannot be refiled
Commercial implications

US7231626B2 remains active — IC design sector should take note

The consent judgment leaves US7231626B2 in force with no invalidity or unenforceability finding. Companies developing or marketing products that implement engineering change order methods in IC design workflows remain potentially exposed to the patent. The rapid resolution and absence of any public merits ruling means there is no claim construction record or invalidity analysis from this case to inform risk assessments for other players in the NAND flash and IC design space.

Patent remains enforceable
Legal analysis based on PACER docket records for case 1:22-cv-02696 and PatSnap Eureka litigation intelligence Search PatSnap Eureka ↗
Parties and representation

Full party and counsel information

RoleNameTypeDetail
PlaintiffBell Semiconductor, LLCCompany/Search in Eureka ↗
DefendantPhison Electronics, Inc.Company/Search in Eureka ↗
Plaintiff counselChristopher Reed ClaytonAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff counselJohn C. HeutonAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff counselKathryn Elizabeth YukevichAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff counselMitchell Reed SibleyAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff counselPaul M. RichterAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff counselRobyn Teresa WilliamsAttorneyCounsel for Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff law firmCharhon Callahan Robson & Garza, PLLCLaw FirmRepresenting Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff law firmDevlin Law Firm LLCLaw FirmRepresenting Bell Semiconductor, LLCSearch in Eureka ↗
Plaintiff law firmMcKool Smith PCLaw FirmRepresenting Bell Semiconductor, LLCSearch in Eureka ↗
Defendant counselDouglas Eric ChinAttorneyCounsel for Phison Electronics, Inc.Search in Eureka ↗
Defendant counselHsuan-Yeh ChangAttorneyCounsel for Phison Electronics, Inc.Search in Eureka ↗
Defendant counselPeter YiAttorneyCounsel for Phison Electronics, Inc.Search in Eureka ↗
Defendant law firmHsuanyeh Law Group, PCLaw FirmRepresenting Phison Electronics, Inc.Search in Eureka ↗
Presiding judgeJudge N/AJudgeColorado District CourtSearch in Eureka ↗
R&D signals

R&D signals in the IC design and flash controller IP space

Forward-looking patent and R&D intelligence derived from Bell Semiconductor's enforcement of US7231626B2 against Phison Electronics — signals for teams in IC design and flash storage.

Patent portfolio

Bell Semiconductor's IC design patent portfolio activity

Bell Semiconductor is an IP licensing entity with a portfolio spanning semiconductor design methodology. Tracking its filing activity and prosecution history around ECO methods and IC design workflows can surface related patents that may be asserted against other players in the flash controller and EDA space. Portfolio mapping here is a priority for competitors and potential licensees.

Active licensing portfolio
Technology landscape

Filing trends in ECO and post-layout IC design methods

Engineering change order methods in IC design are an active area of patent filing by EDA vendors, fabless designers, and foundry IP groups. Analysing filing trends around windowed ECO techniques and post-layout modification workflows can reveal where innovation is concentrating and where patent thickets are forming — critical intelligence for IC design tool and chip development teams.

ECO method filing trends
Competitor IP posture

Phison's patent position in NAND flash controller technology

Phison Electronics holds a patent portfolio in NAND flash controller design and storage solutions. Understanding the depth and coverage of Phison's own IP — including any filings in IC design methodology — can inform competitive strategy for flash controller developers and storage solution vendors operating in overlapping technology spaces.

Flash controller IP map
White space opportunity

Adjacent ECO design spaces with lower patent density

The assertion of a windowed ECO method patent highlights potential white space in adjacent IC design optimisation techniques — such as automated ECO closure, timing-driven ECO, and formal verification-assisted change order methods. R&D teams developing next-generation EDA tools or IC design flows may find lower patent density in these adjacent spaces, offering freedom-to-operate and first-mover filing opportunities.

ECO design white space
Related litigation

Similar IC design patent enforcement cases in U.S. district courts

Explore patent infringement actions involving IC design methodology and semiconductor IP asserted in U.S. district courts, with comparable consent judgment or early resolution outcomes.

🔍
Access 40+ similar cases in PatSnap Eureka
Bell Semiconductor, LLC patent enforcement history, Colorado District Court case history, Bell Semiconductor, LLC's full IP portfolio, and comparable case analysis
Bell Semiconductor v. othersIC design method assertionsNAND flash patent disputesColorado District IP cases
Unlock similar cases in Eureka →
Strategic implications

What this case signals for the IC design IP landscape

Bell Semiconductor's rapid consent judgment against Phison signals active enforcement of IC design methodology patents — with implications for the broader flash storage ecosystem.

US7231626B2 is still live — no invalidity finding protects the sector

The consent judgment produced no claim construction, no invalidity ruling, and no unenforceability finding. For companies in the IC design and NAND flash controller space, US7231626B2 remains a live risk. There is no public merits record from this case to rely on for a freedom-to-operate position.

Bell Semiconductor's enforcement pattern warrants portfolio-wide monitoring

Bell Semiconductor is an IP licensing entity that has pursued multiple defendants across the semiconductor IP space. A swift consent judgment here is consistent with a licensing-focused enforcement model. Companies in adjacent IC design and flash controller markets should monitor Bell Semiconductor's broader patent portfolio for related filings and assertion activity.

🔒
Full strategic analysis in PatSnap Eureka
Unlock full strategic analysis for IC design patent enforcement at the district court level — including portfolio risk mapping and exposure signals.
ECO claim scope analysisBell Semiconductor portfolio mapFlash controller exposure list
Unlock full analysis →
Analysis powered by PatSnap Eureka Litigation Intelligence Explore in Eureka ↗
Frequently asked questions

Bell v Phison — key questions answered

Still have questions? PatSnap Eureka can answer them instantly from patent and litigation data. Ask Eureka ↗
PatSnap Eureka

Monitor IC design patent enforcement and protect your FTO position

US7231626B2 remains enforceable with no public invalidity finding. Use PatSnap Eureka to track Bell Semiconductor's portfolio, run an FTO analysis on ECO method claims, and receive alerts on new enforcement activity in the IC design and flash controller space.

Disclaimer

This page is compiled from public court dockets and third-party patent and litigation data via PatSnap Eureka, and is provided for general informational purposes only. The information shown — including party names, patent and application numbers, dates, case status, outcomes, and any analysis — may be incomplete, may not reflect the most recent filings or legal status, and may contain errors or omissions. Verify all details against official court records (for example, PACER) and the relevant patent office before relying on them.

Nothing on this page constitutes legal advice or a legal opinion on the validity, infringement, enforceability, or scope of any patent or case, and no attorney‑client relationship is created by its use. Any description of an outcome (such as a dismissal, settlement, or consent judgment) is a general summary, not a legal determination. All patents, trademarks, and company or law‑firm names are the property of their respective owners. PatSnap makes no warranty as to the accuracy or completeness of this content and disclaims, to the fullest extent permitted by law, all liability for reliance on it. For advice on a specific matter, consult qualified legal counsel.

Ask anything about this case.
PatSnap Eureka searches patents and litigation data to answer instantly.
Powered by PatSnap Eureka
Link copied to clipboard

Related Litigation Cases

Help us improve this page

Found incorrect or outdated information? Let us know and we'll get it fixed.