Bell Semiconductor v. Socionext America: Six-Patent Semiconductor Dispute Dismissed With Prejudice
Bell Semiconductor asserted six U.S. semiconductor design patents against Socionext America’s SynQuacer SC2A11 and related products before Judge Yvonne Gonzalez Rogers in the Northern District of California. The case closed with prejudice in 195 days, mirroring a broader wave of coordinated settlements Bell Semiconductor reached with EDA tool vendors Siemens, Cadence, and Synopsys in parallel Delaware proceedings.
EDA Settlement Wave Pulls Socionext Dispute to a Swift Close
Filed on June 23, 2023 in the Northern District of California, Bell Semiconductor, LLC brought a patent infringement action against Socionext America, Inc., asserting U.S. Patent Nos. 7,007,259; 7,149,989; 7,396,760; 6,436,807; 7,260,803; and 7,231,626. The claims centred on Socionext’s alleged use of design tools from Siemens Industry Software, Cadence Design Systems, and Synopsys in connection with semiconductor products including the SynQuacer SC2A11 system-on-chip.
The case closed on January 4, 2024, via a stipulated dismissal with prejudice of all claims and defences, with each party bearing its own costs, expenses, and attorneys’ fees. A dismissal with prejudice is a final adjudication on the merits as a matter of law — Bell Semiconductor is permanently barred from re-filing the same patent claims against Socionext in any court. The absence of a fee award indicates neither side was deemed the prevailing party for cost-shifting purposes under 35 U.S.C. § 285.
The 195-day resolution is consistent with — and almost certainly driven by — three sequential EDA-tool settlements in the District of Delaware: Bell Semic settled with Siemens in May 2023, Cadence in August 2023, and Synopsys in December 2023. Because the California action accused Socionext specifically of using those same vendors’ tools, the downstream licensee’s exposure effectively dissolved as each upstream vendor settled. The precise financial terms of all four settlements remain confidential under the public record.
Filing to Dismissed with Prejudice in 195 days
195 days — well below the median N.D. California patent case duration of ~2.5 years
Dismissed with prejudice: what the final order means for both parties
Dismissal with prejudice permanently bars re-filing
A dismissal with prejudice operates as a final judgment on the merits. Bell Semiconductor cannot reassert any of the six patents against Socionext America on the same claims or the same accused products in any federal court. This is legally distinct from a dismissal without prejudice, which would leave the door open. The stipulated nature of the order signals mutual agreement — neither side was forced to litigate to judgment.
Permanent bar on re-filingBell Semiconductor: enforcement avenue against Socionext permanently closed
Bell Semiconductor loses its litigation leverage over Socionext for the six asserted patents. However, the coordinated settlement with all three upstream EDA vendors — Siemens, Cadence, and Synopsys — suggests Bell Semic likely secured licensing value at the tool-vendor level rather than the chip-designer level. Pursuing downstream customers like Socionext separately may have become commercially redundant once upstream coverage was obtained.
Upstream licensing strategySocionext walks away — but the cost-sharing clause matters
Socionext America escapes with no damages award and no fee obligation — a commercially favourable result. The ‘each party bears its own costs’ clause is standard in stipulated dismissals but confirms no judicial determination of infringement or validity. Socionext’s SynQuacer SC2A11 and related products are not subject to any injunction or royalty obligation arising from this action. Future design cycles using the now-licensed EDA tools carry reduced risk.
No damages, no injunctionEDA tool licensing as a semiconductor enforcement strategy
This case is part of a broader pattern in which patent assertion entities assert semiconductor process and design-flow patents against EDA tool vendors and their customers simultaneously. Settling at the tool-vendor tier — Siemens, Cadence, Synopsys — can functionally grant a licence to the entire downstream customer base. Chip designers evaluating FTO for Bell Semiconductor’s portfolio should confirm whether their EDA vendor agreements now carry an express or implied sublicence for these six patents.
Tool-tier licensing riskFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Bell Semiconductor, LLC | Company | Patent assertion entity — holder of six semiconductor design and layout method patentsSearch in Eureka ↗ |
| Defendant | Socionext America, Inc. | Company | Semiconductor SoC designer and distributor; maker of the SynQuacer SC2A11Search in Eureka ↗ |
| Plaintiff counsel | Alex H. Chan | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Casey Lynne Shomaker | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Christopher Reed Clayton | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Jason Michael Wejnert | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Kristin Leveille | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Patrick G. Seyferth | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Susan M. McKeever | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | William Ellerman | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | Baker Botts LLP | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | Bush Seyferth & Paige PLLC | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | Devlin Law Firm LLC | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | McKool Smith PC | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Defendant counsel | A. Max Olson | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Akira Irie | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Daniel D. Quick | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Hui Zhao | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Jeffrey Miller | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | John Shepherd Artz | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Krista Sue Schwartz | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Mark L. Whitaker | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Matthew Freimuth | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Roman A. Swoopes | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant counsel | Teresa Truong Pham | Attorney | Counsel for Socionext America, Inc.Search in Eureka ↗ |
| Defendant law firm | Arnold & Porter Kaye Scholer LLP | Law Firm | Representing Socionext America, Inc.Search in Eureka ↗ |
| Defendant law firm | Dickinson Wright PLLC | Law Firm | Representing Socionext America, Inc.Search in Eureka ↗ |
| Defendant law firm | Morrison & Foerster LLP | Law Firm | Representing Socionext America, Inc.Search in Eureka ↗ |
| Defendant law firm | Willkie Farr & Gallagher LLP | Law Firm | Representing Socionext America, Inc.Search in Eureka ↗ |
| Presiding judge | Judge Yvonne Gonzalez Rogers | Judge | California Northern District CourtSearch in Eureka ↗ |
Official order — verbatim text
The stipulated order is framed as a mutual agreement between the parties, not a court-determined verdict on infringement or validity. The phrase ‘all claims and defenses of each Party against the other are hereby dismissed, with prejudice’ is legally comprehensive — it extinguishes both Bell Semiconductor’s infringement claims and any invalidity or non-infringement defences Socionext had asserted. The equal cost-bearing provision, standard in stipulated dismissals, typically suggests neither party conceded liability and that commercial considerations — almost certainly the upstream EDA vendor settlements — drove resolution.
US7149989B2 and US7260803B2 — Semiconductor Design Flow Methods
US7149989B2 (application no. 10/947,498) and US7260803B2 (application no. 10/683,369) are two of six patents Bell Semiconductor asserted, both residing in the technical domain of semiconductor integrated circuit design methodologies — covering processes such as design rule checking, layout verification, and interconnect optimisation that are fundamental to modern ASIC and SoC development flows. These patents target the design process itself, not discrete circuit structures, giving them unusually broad applicability across any entity using covered EDA tooling.
The strategic significance of these patents lies in their position in the EDA tool stack: design-flow method patents can effectively reach any chip designer who uses a covered tool, regardless of the end product. Bell Semiconductor’s simultaneous pursuit of Siemens, Cadence, and Synopsys — the three dominant EDA vendors — in Delaware while suing downstream customers like Socionext in California suggests a deliberate funnel strategy. Competitors and customers in the ASIC and custom SoC space should assess their design-flow tool chains against the full six-patent Bell Semiconductor portfolio.
Should you run an FTO against US7149989B2 and the Bell Semiconductor portfolio?
Any organisation designing custom ASICs, SoCs, or complex ICs using Cadence, Synopsys, or Siemens EDA tools should treat this portfolio as a live FTO concern. Bell Semiconductor has demonstrated willingness to pursue both tool vendors and end-users simultaneously across multiple jurisdictions. If your organisation’s EDA vendor agreements do not contain an explicit sublicence or covenant-not-to-sue clause flowing from Bell Semiconductor’s settlements, your design activities may still carry residual exposure under the remaining asserted patents.
PatSnap Eureka’s FTO Search Agent can map your specific design-flow processes against the six Bell Semiconductor patent claims, identify which claim elements read on which EDA tool operations, and surface any prior art that could support invalidity arguments. Eureka also monitors Bell Semiconductor’s ongoing enforcement activity across all U.S. district courts, so your IP team receives early warning if a new downstream action is filed in your technology segment.
Run a freedom-to-operate analysis on US7149989B2 to assess your product’s exposure
Run FTO in Eureka →Similar Semiconductor Design IP Infringement Cases in U.S. District Courts
Cases involving semiconductor design-flow and EDA tool method patents in N.D. California and D. Delaware, including related Bell Semiconductor enforcement actions.
What this case signals for the semiconductor design IP landscape
The Bell Semiconductor enforcement campaign reveals a layered EDA-tool strategy that chip designers and tool vendors must both track closely.
EDA vendor settlements can dissolve downstream customer exposure
When a patent assertion entity licenses the EDA tool vendor directly, every customer using that tool may acquire implied or express coverage. Semiconductor companies should audit their EDA vendor agreements to confirm whether any upstream settlement explicitly extends to end-users like Socionext — the public record here is silent on sublicence scope.
Dismissal with prejudice signals negotiated resolution, not litigation defeat
A 195-day dismissal with prejudice and mutual cost-bearing strongly suggests a structured settlement rather than a capitulation. Bell Semiconductor’s parallel Delaware actions against Siemens, Cadence, and Synopsys were each dismissed under similar terms — consistent with a portfolio-wide licensing program rather than piecemeal infringement enforcement.
Bell v Socionext — key questions answered
The dismissal with prejudice is a final, permanent termination of Bell Semiconductor’s infringement claims against Socionext America. Bell Semiconductor cannot re-file any of the six asserted patent claims against Socionext for the same accused products. The equal cost-bearing provision confirms no damages or fee award was made to either party.
Bell Semiconductor asserted six U.S. patents: 7,007,259; 7,149,989; 7,396,760; 6,436,807; 7,260,803; and 7,231,626. All six relate to semiconductor integrated circuit design methodologies. The case also involved US7149989B2 (app. 10/947,498) and US7260803B2 (app. 10/683,369) as specifically identified patent assets.
The rapid resolution is consistent with the upstream EDA vendor settlements Bell Semiconductor reached in parallel Delaware proceedings: Siemens (May 2023), Cadence (August 2023), and Synopsys (December 2023). Because Socionext was accused of using those same vendors’ tools, the upstream settlements likely neutralised the downstream infringement theory, making continued litigation commercially unviable for Bell Semiconductor.
The public record is silent on sublicence scope. Whether downstream chip designers benefit from Bell Semiconductor’s EDA vendor settlements depends entirely on the confidential terms of those settlement agreements. Companies using Cadence, Synopsys, or Siemens tools should obtain written confirmation from their EDA vendors that the Bell Semiconductor settlement extends a sublicence to end-users before relying on implied coverage.
The verdict text identifies Socionext’s SynQuacer SC2A11 system-on-chip as among the accused devices, along with other semiconductor products designed using EDA tools from Siemens, Cadence, and/or Synopsys. The infringement theory was process-based: the accused act was using design tools in ways allegedly covered by Bell Semiconductor’s design-flow method patents.
PatSnap Eureka searches patents and litigation data to answer instantly.