Bell Semiconductor v. Texas Instruments: 6-Patent IC Design Dispute Dismissed With Prejudice
Bell Semiconductor filed a six-patent infringement action against Texas Instruments in the Eastern District of Texas, targeting IC design methods including dummy metal insertion, inter-layer capacitance reduction, and clock-net routing. The parties jointly stipulated to dismiss all plaintiff claims with prejudice just 320 days after filing — each side bearing its own costs.
Six-patent IC design clash ends in mutual walk-away in under a year
On 17 February 2023, Bell Semiconductor, LLC filed suit against Texas Instruments, Corp. in the Eastern District of Texas (Case No. 4:23-cv-00128), asserting infringement of six US patents covering integrated circuit design methods. The asserted patents span dummy metal insertion, inter-layer capacitance reduction, interconnect layer fabrication, clock-net aware dummy metal, engineering change order implementation, and physical design validation — core EDA and back-end IC process techniques.
On 3 January 2024, the parties filed a joint stipulation under Fed. R. Civ. P. 41(a)(1)(ii) to dismiss the case. Bell Semiconductor’s claims were dismissed with prejudice, permanently barring re-assertion of the same claims against Texas Instruments. Texas Instruments’ counterclaims and affirmative defenses were dismissed without prejudice, preserving TI’s ability to revive those positions. Each party was to bear its own attorneys’ fees, costs, and expenses.
Resolution after approximately 320 days — before trial and apparently before any substantive Markman rulings — suggests the parties likely reached a private agreement, though no settlement terms appear in the public record. The asymmetric dismissal structure (plaintiff claims extinguished with prejudice; defendant counterclaims preserved without prejudice) is a pattern consistent with a negotiated licence or covenant-not-to-sue arrangement. What drove the resolution, and whether any monetary consideration changed hands, remains undisclosed.
Filing to dismissal in 320 days
320 days — resolved faster than the typical multi-patent EDTX infringement action
Joint stipulation dismisses Bell’s claims with prejudice; TI counterclaims preserved
Rule 41(a)(1)(ii) joint stipulation — no court adjudication on merits
The parties invoked Fed. R. Civ. P. 41(a)(1)(ii), which permits voluntary dismissal by joint stipulation signed by all parties. No judge ruled on the merits of infringement, validity, or claim construction. This mechanism is commonly used when parties resolve a dispute privately but wish to close the litigation cleanly. The court was asked only to effectuate the stipulation and close the docket.
No merits adjudicationAsymmetric prejudice structure signals negotiated resolution
Bell Semiconductor’s claims were dismissed with prejudice — permanently extinguishing those specific infringement claims against TI. TI’s counterclaims (typically invalidity, non-infringement) were dismissed without prejudice, leaving TI free to re-assert them if needed. This asymmetry — plaintiff locked out, defendant’s defences preserved — is a hallmark of a negotiated exit rather than a simple walk-away, though the public record is silent on any financial terms or licensing arrangement.
Asymmetric dismissalEach side bears own costs — no prevailing party declared
The stipulation explicitly provides that all attorneys’ fees, court costs, and expenses are borne by the party that incurred them. No party was declared a prevailing party, and no fee award was sought or granted. In multi-patent EDTX cases of this complexity, bilateral cost-sharing is consistent with either a balanced negotiation outcome or a settlement where financial terms are kept confidential.
No cost awardSix asserted patents remain valid and potentially enforceable against others
The with-prejudice dismissal binds only Bell Semiconductor and Texas Instruments. The six asserted patents — covering IC interconnect, dummy metal, and EDA methods — were not invalidated, and no claim construction record was created. Other semiconductor companies using similar back-end IC design and EDA workflows may face exposure if Bell Semiconductor continues to enforce this portfolio against third parties.
Portfolio still liveFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Bell Semiconductor, LLC | Company | IP licensing entity — holder of US7007259B2 and 5 further IC design patentsSearch in Eureka ↗ |
| Defendant | Texas Instruments, Corp. | Company | Texas Instruments, Corp. — global semiconductor manufacturer and IC design leaderSearch in Eureka ↗ |
| Plaintiff counsel | Clifford Chad Henson | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Defendant counsel | Amanda Aline Abraham | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Andrea Leigh Fair | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Barrington E. Dyer | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Bradley Wayne Caldwell | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Jack Wesley Hill | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Krista Sue Schwartz | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Defendant counsel | Robert Seth Reich | Attorney | Counsel for Texas Instruments, Corp.Search in Eureka ↗ |
| Presiding judge | Judge Amos L. Mazzant | Chief Judge | Texas Eastern District Court — Chief JudgeSearch in Eureka ↗ |
Stipulation of dismissal — official text
The stipulation’s asymmetric structure is analytically significant. By dismissing plaintiff’s claims with prejudice while preserving defendant’s counterclaims without prejudice, the parties created a one-way release: Bell Semiconductor permanently surrenders the right to re-sue TI on these patents, while TI retains full defensive optionality. This structure typically reflects a negotiated resolution — potentially a licence, covenant, or settlement payment — rather than a simple mutual walk-away, though no financial terms are disclosed in the public record.
US7007259B2 and 5 further patents — IC design methods portfolio
The six asserted patents collectively cover critical back-end IC design and physical verification methods. US7007259B2 addresses incremental dummy metal insertion — a technique used to satisfy chemical-mechanical planarisation (CMP) density rules. US7231626B2 targets inter-layer capacitance reduction, directly relevant to high-speed interconnect performance. US7149989B2 covers interconnect layer fabrication, while US7396760B2 introduces clock-net awareness to dummy metal placement — a precision EDA constraint. US7260803B2 and US6436807B1 address engineering change order workflows and early physical design validation respectively.
These patents sit at the intersection of EDA software methodology and semiconductor process integration — a space actively practised by virtually every advanced IC design house and foundry ecosystem participant. The portfolio’s breadth across multiple back-end design stages means no single design-around addresses all asserted claims. For companies offering EDA tools, running physical verification flows, or designing complex SoCs with dense interconnect layers, this portfolio represents a meaningful and non-trivial assertion risk that warrants proactive monitoring.
Should your IC design team run an FTO against this Bell Semiconductor portfolio?
If your organisation designs or manufactures integrated circuits using CMP dummy fill, inter-layer dielectric optimisation, clock-tree-aware routing, or automated ECO workflows, the six patents asserted in this case are directly relevant to your freedom to operate. The with-prejudice dismissal protects only Texas Instruments. EDA tool vendors, fabless chip designers, IDMs, and semiconductor IP companies working with similar back-end physical design flows should independently assess their exposure to this patent portfolio.
PatSnap Eureka’s FTO Search Agent allows R&D and IP teams to map their specific IC design processes against the claims of US7007259B2 and the five related patents in minutes. Eureka’s claim-level analysis and prosecution history review surfaces design-arounds, identifies claim scope ambiguities, and flags related patent families that may extend the portfolio’s reach. Set up claim change monitoring to receive alerts if any of these patents are asserted, licensed, or cited in new applications.
Run a freedom-to-operate analysis on US7007259B2 to assess your product’s exposure
Run FTO in Eureka →Similar IC design patent infringement cases in EDTX and related courts
PatSnap Eureka tracks related litigation across truck body equipment, vehicle accessories, and comparable infringement actions in the Georgia district system.
What this case signals for the semiconductor IC design IP landscape
A six-patent assertion against a Tier-1 chipmaker, resolved privately in under a year, carries clear signals for IC design teams and IP counsel.
EDA and IC back-end methods are active assertion targets in EDTX
Bell Semiconductor’s portfolio targets foundational IC design methods — dummy metal insertion, inter-layer capacitance, interconnect fabrication — that are widely practised across the semiconductor industry. Any company engaged in back-end IC design, physical verification, or EDA toolchain development should treat these patent families as live assertion risks, not historical artefacts.
With-prejudice dismissal does not neutralise the underlying patent portfolio
The joint stipulation extinguishes Bell’s claims against TI only. The six patents remain granted, unexpired (subject to maintenance), and available for assertion against other defendants. Competitors and suppliers operating in the IC design space should conduct FTO analysis against these patent numbers independently of the TI outcome.
Bell v Texas — key questions answered
The case was dismissed by joint stipulation on 3 January 2024 after 320 days. Bell Semiconductor’s infringement claims were dismissed with prejudice; Texas Instruments’ counterclaims were dismissed without prejudice. Each party bore its own costs. No merits ruling was issued.
Six US patents were asserted: US7007259B2 (dummy metal insertion), US7231626B2 (inter-layer capacitance reduction), US7149989B2 (interconnect layer fabrication), US7396760B2 (clock-net aware dummy metal), US7260803B2 (engineering change order implementation), and US6436807B1 (physical design validation and metal short circuit identification).
Dismissal with prejudice permanently bars Bell Semiconductor from re-filing the same patent infringement claims against Texas Instruments in any court. The legal claims are extinguished. However, the underlying patents remain valid and enforceable against other defendants not party to this stipulation.
Counterclaims dismissed without prejudice can be re-filed in a future action. This asymmetric structure — plaintiff’s claims extinguished, defendant’s preserved — is consistent with a negotiated resolution where TI retains defensive leverage. It suggests the parties reached a private agreement whose terms are not disclosed in the public record.
No. The with-prejudice dismissal binds only the two named parties. The six asserted patents were not invalidated and remain enforceable. Other semiconductor companies, EDA vendors, and IC design houses using similar back-end physical design methods should conduct their own freedom-to-operate analysis against this portfolio independently.
PatSnap Eureka searches patents and litigation data to answer instantly.