Bell Semiconductor v. Western Digital: IC Design Patent Case Dismissed in 161 Days
Bell Semiconductor, LLC asserted two integrated circuit design patents against Western Digital Technologies in California's Central District, alleging infringement tied to dummy metal insertion and physical design validation methods. The parties jointly moved to dismiss after just 161 days, with plaintiff's claims dismissed with prejudice and defendant's counterclaims dismissed without prejudice.
A swift joint dismissal of two IC design patents in C.D. Cal.
Bell Semiconductor, LLC filed suit against Western Digital Technologies, Inc. on August 26, 2022 in the United States District Court for the Central District of California (Case No. 8:22-cv-01592). The complaint asserted infringement of US7149989B2, covering incremental dummy metal insertions in integrated circuit design, and US7260803B2, directed at methods for early physical design validation and identification of texted metal short circuits in IC design flows.
The case resolved on February 3, 2023 via a Joint Motion to Dismiss (Dkt. 54), which the court granted after finding sufficient good cause. The recorded basis of termination is 'Case Dismissed'; the docket order states that plaintiff's claims against defendant are dismissed with prejudice, while defendant's claims, defenses, or counterclaims against plaintiff are dismissed without prejudice. Each party was ordered to bear its own attorneys' fees, costs, and expenses. Defendant's separately filed Motion to Dismiss (Dkt. 33) was rendered moot by the joint dismissal.
The 161-day duration from filing to closure is notably short for a multi-patent infringement action in C.D. Cal. The asymmetric dismissal terms — plaintiff's claims with prejudice, defendant's counterclaims without prejudice — are recorded in the docket order, though the specific terms underlying the joint motion are not disclosed in the available public record. What drove the parties to a joint resolution this quickly, including whether any commercial arrangement was reached, is not reflected in the docket.
See Complete Case & Patent Analysis →Filing to Case Dismissed in 161 days
161 days — well below the median time-to-resolution for patent cases in C.D. Cal.
US7149989B2 & US7260803B2 — IC Physical Design and Dummy Metal Insertion
Any organisation involved in integrated circuit physical design — including IC designers, EDA tool vendors, foundry partners, and fabless semiconductor companies — should consider whether their dummy metal insertion workflows or physical design validation processes fall within the claim scope of US7149989B2 and US7260803B2. Bell Semiconductor's willingness to litigate against a major OEM like Western Digital indicates active enforcement intent. Product and EDA teams building or licensing back-end design tools are particularly exposed.
Official order — verbatim text
The court's order on the Joint Motion to Dismiss (Dkt. 54) grants the relief requested after finding sufficient good cause, without conducting a substantive merits analysis of the asserted patents. The order's asymmetric structure — plaintiff's claims dismissed with prejudice, defendant's counterclaims without prejudice — reflects terms the parties presented in the joint motion. The recorded basis of termination is 'Case Dismissed.' The docket order does not disclose any underlying commercial or licensing terms, and the specific terms are not disclosed in the available record.
Case dismissed: what the joint dismissal means for both parties
Joint motion to dismiss: how the case ended procedurally
The parties filed a Joint Motion to Dismiss (Dkt. 54), which the court granted after finding sufficient good cause. The recorded basis of termination is 'Case Dismissed.' The docket order simultaneously dismisses plaintiff's claims with prejudice and defendant's counterclaims without prejudice. Defendant's own pending Motion to Dismiss (Dkt. 33) was rendered moot by this resolution. The specific terms underlying the joint motion are not disclosed in the available public record.
Joint motion grantedPlaintiff's claims dismissed with prejudice — no re-filing on these facts
A dismissal of plaintiff's claims with prejudice is a final adjudication on the merits for those specific claims, meaning Bell Semiconductor cannot re-assert the same infringement allegations against Western Digital in a new action. This forecloses relitigation of US7149989B2 and US7260803B2 against Western Digital on the conduct at issue. Bell Semiconductor retains the patents and may enforce them against other parties, but the path to litigation against Western Digital on these facts is closed.
Plaintiff claims: with prejudiceDefendant's counterclaims dismissed without prejudice — future options preserved
Western Digital's counterclaims, defenses, or claims for relief were dismissed without prejudice, meaning the dismissal does not bar Western Digital from raising those claims in future proceedings, should circumstances warrant. The practical significance of this asymmetry depends on the nature of the counterclaims, which are not detailed in the available record. Western Digital also avoids a cost award, with each side bearing its own fees and expenses.
Defendant counterclaims: without prejudiceRapid resolution signals strategic calculus in IC design patent enforcement
A 161-day resolution — before claim construction or substantive merits briefing — suggests both parties identified commercial or legal reasons to exit early. For the semiconductor and data storage sector, this case illustrates the dynamic around IC design methodology patents asserted by licensing entities against major OEMs. The asymmetric dismissal terms and the pre-existing defendant motion to dismiss (Dkt. 33) suggest Western Digital had mounted a credible early challenge. The underlying drivers are not disclosed in the public record.
Resolved pre-claim constructionFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Bell Semiconductor, LLC | Company | IP licensing entity — holder of US7149989B2 and US7260803B2 (IC design patents)Search in Eureka ↗ |
| Defendant | Western Digital Technologies, Inc. | Company | Western Digital Technologies, Inc. — global data storage and semiconductor technology companySearch in Eureka ↗ |
| Plaintiff counsel | Alan P. Block | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Alexandra Easley | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Ashley N. Moore | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | David Sochia | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff counsel | Richard A. Kamprath | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | McKool Smith PC | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Plaintiff law firm | Michelman & Robinson LLP | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Defendant counsel | Gregory S. Cordrey | Attorney | Counsel for Western Digital Technologies, Inc.Search in Eureka ↗ |
| Defendant counsel | Joseph J. Mellema | Attorney | Counsel for Western Digital Technologies, Inc.Search in Eureka ↗ |
| Defendant counsel | Sarah Gabrielle Hartman | Attorney | Counsel for Western Digital Technologies, Inc.Search in Eureka ↗ |
| Defendant counsel | Stanley M. Gibson | Attorney | Counsel for Western Digital Technologies, Inc.Search in Eureka ↗ |
| Defendant law firm | Jeffer Mangels Butler & Mitchell, LLP | Law Firm | Representing Western Digital Technologies, Inc.Search in Eureka ↗ |
| Presiding judge | Judge N/A | Judge | California Central District CourtSearch in Eureka ↗ |
R&D signals in the IC physical design and dummy metal patent space
Forward-looking patent and R&D intelligence derived from Bell Semiconductor and Western Digital's activity in IC physical design, EDA methodology, and semiconductor fabrication IP.
Bell Semiconductor's IC design patent assertion footprint
Bell Semiconductor has built a portfolio centred on IC physical design methodologies. Mapping its filing and assertion activity beyond US7149989B2 and US7260803B2 reveals which adjacent claim spaces — including metal density management, design rule checking, and CMP-aware routing — remain actively enforced. Understanding the full portfolio scope is essential for any company running BEOL physical design workflows.
Licensing entity portfolioFiling trends in dummy metal insertion and CMP-aware IC design
Patent filings around dummy metal fill, chemical-mechanical planarisation compensation, and metal density uniformity in IC design have evolved alongside shrinking process nodes. Tracking recent filings in this space — from EDA vendors, foundries, and IDMs — surfaces which organisations are actively innovating and where design-around freedom-to-operate opportunities may exist for teams building next-generation physical design tools.
CMP & dummy fill IP trendsWestern Digital's own IC design IP and defensive patent position
Western Digital operates significant in-house semiconductor design capabilities for its storage products. Analysing its patent portfolio in IC physical design, NAND flash layout, and back-end-of-line processes reveals the strength of its defensive IP position and potential cross-licensing leverage in disputes involving design methodology claims. This is directly relevant for companies evaluating the competitive IP landscape in data storage semiconductors.
Western Digital defensive IPDesign validation and metal short circuit detection: adjacent innovation gaps
US7260803B2 covers early-stage detection of metal short circuits in IC design validation flows — a problem that grows more acute at advanced process nodes. Patent analysis around automated design rule violation detection, AI-assisted layout verification, and machine-learning-driven physical verification suggests emerging white space where new filings could address gaps not covered by the asserted claims or their continuations.
AI layout verification gapSimilar IC design patent infringement cases in C.D. Cal. and related courts
Explore patent infringement cases involving IC physical design, EDA methodology, and dummy metal patents litigated in the Central District of California and across U.S. district courts.
What this case signals for the IC design patent licensing landscape
A swift joint dismissal involving IC design method patents against a major storage OEM carries specific signals for patent holders and product teams in the semiconductor sector.
Early motion pressure can accelerate resolution in IC patent disputes
Western Digital filed its own Motion to Dismiss (Dkt. 33) before the joint resolution. The fact that this motion was pending — and was ultimately mooted — suggests defendants in IC design patent cases can use early dispositive motions as leverage. Patent holders and licensing entities should anticipate accelerated motion practice when asserting design methodology patents against well-resourced OEMs.
Asymmetric dismissal terms deserve close attention in joint motions
The dismissal order treats the two sides differently: plaintiff's infringement claims are extinguished with prejudice while defendant's counterclaims survive as dismissable without prejudice. Practitioners reviewing similar joint motions should scrutinise which claims are dismissed on which terms — the asymmetry can carry meaningful downstream enforcement and invalidity consequences even when both sides appear to move jointly.
Bell v Western — key questions answered
The case was dismissed via a Joint Motion to Dismiss (Dkt. 54) granted by the Central District of California on February 3, 2023. The recorded basis of termination is 'Case Dismissed.' The docket order states that plaintiff's claims are dismissed with prejudice and defendant's counterclaims are dismissed without prejudice, with each side bearing its own attorneys' fees, costs, and expenses.
Bell Semiconductor asserted two patents: US7149989B2 (application US10/947498), covering incremental dummy metal insertions in integrated circuit design, and US7260803B2 (application US10/683369), directed at methods for early physical design validation and identification of texted metal short circuits in IC design. Both relate to back-end-of-line physical design methodology.
A dismissal with prejudice of plaintiff's claims is a final disposition that bars Bell Semiconductor from re-filing the same infringement allegations against Western Digital based on the conduct at issue. Bell Semiconductor retains ownership of the patents and may continue to assert them against other parties, but the specific claims against Western Digital on these facts are extinguished.
The asymmetric dismissal terms are recorded in the docket order granting the Joint Motion to Dismiss (Dkt. 54). The specific terms underlying the joint motion — including the reason for the asymmetry — are not disclosed in the available public record. The practical effect is that Western Digital's counterclaims, defenses, or claims for relief are not permanently extinguished and could potentially be raised in future proceedings.
Both patents sit in the integrated circuit physical design and EDA methodology space. US7149989B2 addresses incremental dummy metal insertion — a technique for maintaining metal density uniformity during CMP in chip fabrication. US7260803B2 covers methods for early validation of physical IC designs and detection of metal short circuits, aimed at catching design errors before they become costly manufacturing defects.
This page is compiled from public court dockets and third-party patent and litigation data via PatSnap Eureka, and is provided for general informational purposes only. The information shown — including party names, patent and application numbers, dates, case status, outcomes, and any analysis — may be incomplete, may not reflect the most recent filings or legal status, and may contain errors or omissions. Verify all details against official court records (for example, PACER) and the relevant patent office before relying on them.
Nothing on this page constitutes legal advice or a legal opinion on the validity, infringement, enforceability, or scope of any patent or case, and no attorney‑client relationship is created by its use. Any description of an outcome (such as a dismissal, settlement, or consent judgment) is a general summary, not a legal determination. All patents, trademarks, and company or law‑firm names are the property of their respective owners. PatSnap makes no warranty as to the accuracy or completeness of this content and disclaims, to the fullest extent permitted by law, all liability for reliance on it. For advice on a specific matter, consult qualified legal counsel.
PatSnap Eureka searches patents and litigation data to answer instantly.