Federal Circuit Affirms Invalidity in 3D Surfaces v. Intel Graphics Patent Dispute

📄 View Full Report 📥 Export PDF 🔗 Share ⭐ Save

📋 Case Summary

Case Name3D Surfaces, LLC v. Intel Corp.
Case Number24-1909 (Fed. Cir.)
CourtFederal Circuit, Appeal from PTAB/District Court
DurationJune 2024 – Jan 2026 1 year 7 months
OutcomeDefendant Win — Patent Invalidated
Patents at Issue
Accused ProductsIntel’s Bicubic Surface Real-Time Tessellation Unit

Introduction

The Court of Appeals for the Federal Circuit has delivered a definitive ruling in 3D Surfaces, LLC v. Intel Corp. (Case No. 24-1909), affirming a lower tribunal’s finding of invalidity or cancellation in a patent dispute centered on bicubic surface real-time tessellation technology. The per curiam decision, issued January 8, 2026, by Circuit Judges Reyna, Wallach, and Hughes, closes a 582-day appellate proceeding that carried significant implications for GPU architecture patent litigation and the broader semiconductor IP landscape.

At stake was U.S. Patent No. 7,245,299 B2, covering a bicubic surface real-time tessellation unit — a technology foundational to modern graphics processing pipelines. The outcome reinforces a growing trend in Federal Circuit jurisprudence favoring rigorous patentability scrutiny for hardware-level graphics innovations. For patent counsel, IP professionals, and R&D teams operating in the competitive graphics processing sector, this case offers critical lessons in patent prosecution strategy, appellate litigation risk, and freedom-to-operate analysis.

Case Overview

The Parties

⚖️ Plaintiff

A patent assertion entity holding IP rights related to three-dimensional graphics rendering technologies. The plaintiff positioned its portfolio around foundational rendering techniques with commercial relevance to modern GPU architectures.

🛡️ Defendant

One of the world’s largest semiconductor manufacturers, operating a significant discrete and integrated graphics division. Intel’s graphics IP portfolio and product roadmap made it a logical — and well-resourced — target for assertions involving tessellation technology.

The Patent at Issue

This landmark case involved U.S. Patent No. 7,245,299 B2 (Application No. 10/732,398), covering a bicubic surface real-time tessellation unit. In practical terms, tessellation in computer graphics refers to dividing geometric surfaces into smaller, renderable polygons to achieve smoother visual detail. Bicubic tessellation specifically governs curved surface approximation using bicubic polynomial mathematics — a computationally intensive but visually superior rendering technique integral to modern gaming, simulation, and visualization workloads. This utility patent protects functional technology rather than ornamental design.

The Accused Product

The accused product was Intel’s **bicubic surface real-time tessellation unit**, a core component of its graphics processing architecture. The commercial stakes were substantial given Intel’s investments in graphics hardware for gaming, data center visualization, and AI-driven rendering workloads.

Legal Representation

For 3D Surfaces, LLC: Bunsow De Mory LLP and Sterne, Kessler, Goldstein & Fox PLLC, with attorneys Elizabeth Day Esq., Jason A. Fitzsimmons, Jennifer Chagnon, Jerry Tice, Marc Belloli, Richard Crudo, and Richard M. Bemben.

For Intel Corporation: Wilmer Cutler Pickering Hale & Dorr LLP (WilmerHale), represented by Cynthia D. Vreeland, Helena Rachael MillionPerez, Liv Leila Herriot, Louis W. Tompros, and Mark Christopher Fleming.

🔍

Developing GPU technology?

Check if your graphics processing innovations might infringe this or related patents before launch.

Run FTO Check →

The Verdict & Legal Analysis

Litigation Timeline & Procedural History

MilestoneDate
Appeal FiledJune 5, 2024
Federal Circuit DecisionJanuary 8, 2026
Total Duration582 days

The appeal, filed June 5, 2024, before the Court of Appeals for the Federal Circuit — the exclusive appellate venue for U.S. patent matters — arose from a patentability challenge. The case originated as an invalidity or cancellation action, consistent with proceedings before the Patent Trial and Appeal Board (PTAB) or related inter partes review (IPR) mechanisms, before reaching appellate review.

The 582-day duration reflects the Federal Circuit’s standard appellate timeline for technically complex patent cases, encompassing briefing cycles, oral argument scheduling, and judicial deliberation. The per curiam disposition — issued without a detailed authored opinion — signals that the panel found the lower tribunal’s reasoning sufficiently well-grounded to require no extended appellate elaboration, a procedurally significant marker of the case’s outcome strength.

The specific district court or PTAB proceeding underlying this appeal was not disclosed in the available case data.

Outcome

The Federal Circuit issued a per curiam affirmance — the panel of Judges Reyna, Wallach, and Hughes unanimously affirmed the lower tribunal’s ruling. The verdict cause is classified as patentability / invalidity-cancellation action, confirming that U.S. Patent No. 7,245,299 B2 did not survive validity scrutiny. No damages award or injunctive relief is applicable given the invalidity outcome.

Verdict Cause Analysis

An invalidity or cancellation affirmance at the Federal Circuit typically emerges from one or more of the following grounds: anticipation under 35 U.S.C. § 102, obviousness under 35 U.S.C. § 103, or written description and enablement failures under 35 U.S.C. § 112. Given the technological maturity of bicubic tessellation at the time of the patent’s application (Application No. 10/732,398), prior art obviousness challenges would represent a particularly potent vector — bicubic surface algorithms have been studied in computer graphics literature since the 1970s.

The per curiam affirmance, without remand, indicates the panel found no reversible error in claim construction, factual findings, or legal conclusions below. In Federal Circuit appellate practice, per curiam decisions on patentability challenges frequently signal that the invalidity record — whether through PTAB proceedings or district court summary judgment — was sufficiently developed to withstand appellate review under the applicable **substantial evidence** or **clear error** standards.

WilmerHale’s representation of Intel is notable. The firm has a well-documented track record in high-stakes patent appeals before the Federal Circuit, and the deployment of a five-attorney team signals Intel’s commitment to a thorough appellate defense strategy.

Legal Significance

This decision contributes to Federal Circuit precedent affirming rigorous patentability standards for graphics processing unit hardware claims. Patent assertion entities relying on foundational graphics IP must now contend with heightened scrutiny of claim scope and prior art exposure — particularly for technologies with deep academic and commercial prior art lineage, as is the case with tessellation algorithms.

The affirmance further reinforces the principle that appellate courts grant substantial deference to fact-finders on invalidity determinations, making robust record development at the trial or PTAB level an essential litigation investment.

⚠️

Freedom to Operate (FTO) Analysis & Industry Implications

This case highlights critical IP risks in GPU technology development. Choose your next step:

📋 Understand This Case’s Impact

Learn about the specific risks and implications from this litigation.

  • Explore GPU tessellation patent landscape
  • Identify key players in graphics rendering IP
  • Analyze invalidity grounds for GPU patents
📊 View Patent Landscape
⚠️
High Risk Area

Broad tessellation/rendering claims

📋
1 Core Patent

on bicubic tessellation

Strong Invalidity Defenses

Leverage prior art

✅ Key Takeaways

For Patent Attorneys

Per curiam Federal Circuit affirmances signal record-level invalidity strength — invest in trial-level evidentiary development.

Search related case law →

Bicubic and tessellation patent claims face significant § 103 prior art exposure given deep academic heritage.

Explore precedents →

Patent Assertion Entity (PAE) strategies in mature hardware technology areas require defensible claim architectures to withstand IPR and appellate scrutiny.

Analyze claim construction →
For IP Professionals

Graphics processing patent portfolios warrant regular validity audits given evolving PTAB and Federal Circuit standards.

Conduct patent portfolio audit →

Invalidity outcomes in hardware patent disputes can reshape licensing leverage across entire technology sectors.

Explore licensing analytics →
🔒
Unlock R&D Team Recommendations
Get actionable GPU technology strategy steps for product teams, including FTO timing guidance and innovation best practices.
FTO Timing Guidance Prior Art Mapping Patent Filing Best Practices
Explore Full Analysis in PatSnap Eureka

Frequently Asked Questions

Ready to Strengthen Your Patent Strategy?

Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.

PatSnap IP Intelligence Team

Patent Research & Competitive Intelligence · PatSnap

This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.

The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.

📊 2B+ Patent Data Points 🌍 120+ Countries Covered 🏢 18,000+ Customers Worldwide ⚖️ Global Litigation Database 🔍 Primary Source Verified
⚖️ Disclaimer: This article is for informational purposes only and does not constitute legal advice. The analysis presented reflects publicly available case information and general legal principles. For specific advice regarding patent litigation, FTO analysis, or IP strategy, please consult a qualified patent attorney.