Federal Circuit Affirms Invalidity in 3D Surfaces v. Intel Graphics Patent Dispute
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | 3D Surfaces, LLC v. Intel Corp. |
| Case Number | 24-1910 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from Lower Tribunal |
| Duration | June 2024 – Jan 2026 ~19 months |
| Outcome | Defendant Win – Patent Invalidated |
| Patents at Issue | |
| Accused Products | Intel’s Bicubic Surface Real-Time Tesselation Units |
Introduction
In a decisive appellate ruling, the U.S. Court of Appeals for the Federal Circuit affirmed the cancellation of 3D Surfaces, LLC’s reissue patent covering bicubic surface real-time tesselation technology in its dispute against semiconductor giant Intel Corp. Issued under the court’s streamlined Rule 36 judgment — meaning no written opinion accompanied the affirmance — the outcome closed Case No. 24-1910 on January 8, 2026, approximately 582 days after filing.
The case centered on Patent No. USRE042534E, a reissue patent directed at a bicubic surface real-time tesselation unit — a technology fundamental to modern GPU rendering pipelines and 3D graphics processing. For patent attorneys, IP professionals, and R&D teams operating in the semiconductor and graphics technology space, this outcome reinforces critical lessons about reissue patent vulnerability, invalidity challenges at the appellate level, and the strategic risks of asserting reissued patents against industry leaders with deep litigation resources.
This analysis unpacks the procedural path, legal significance, and strategic implications of the Federal Circuit’s affirmance.
Case Overview
The Parties
⚖️ Plaintiff
A patent assertion entity (PAE) holding intellectual property in graphics processing and surface rendering technologies, operating as a non-practicing entity.
🛡️ Defendant
One of the world’s largest semiconductor manufacturers, developing integrated and discrete graphics processing units (GPUs) for various computing platforms.
The Patent at Issue
This case involved one reissue patent covering bicubic surface real-time tesselation technology:
- • USRE042534E — Bicubic surface real-time tesselation unit (Corrected Application No.: US12/767997)
Tesselation is a process in GPU rendering pipelines that subdivides geometric surfaces into finer polygons for realistic 3D rendering. Bicubic tesselation specifically uses bicubic mathematical interpolation to produce smooth, curved surface approximations — a technique critical in gaming, visualization, and simulation software. Reissue patents, granted when original patent claims are deemed defective, face particular scrutiny regarding scope changes and original patent claim validity.
The Accused Product
The accused technology involves Intel’s bicubic surface real-time tesselation units embedded within its GPU architectures. The commercial significance is substantial: tesselation units are standard components in modern discrete and integrated graphics processors powering millions of consumer and enterprise devices globally.
Legal Representation
The plaintiff, 3D Surfaces, was represented by Bunsow DeMory LLP and Sterne, Kessler, Goldstein & Fox PLLC, including Elizabeth Day Esq., Jason A. Fitzsimmons, Jennifer Chagnon, Jerry Tice, Marc Belloli, Richard Crudo, and Richard M. Bemben. Intel Corp. was represented by counsel including Scott W. Bertulli Esq. of SharkNinja.
Developing graphics technology?
Check if your GPU design or rendering algorithms might infringe existing patents.
Litigation Timeline & Procedural History
| Milestone | Date |
| Case Filed | June 5, 2024 |
| Court | Court of Appeals for the Federal Circuit |
| Case Closed | January 8, 2026 |
| Duration | 582 days (~19 months) |
The appeal was filed directly in the Court of Appeals for the Federal Circuit (CAFC) — the exclusive appellate court for U.S. patent matters — indicating this case arose from a lower tribunal proceeding, most likely a USPTO inter partes review (IPR), Patent Trial and Appeal Board (PTAB) decision, or a district court ruling on invalidity, given the verdict cause classification of Invalidity/Cancellation Action.
The 582-day duration from filing to closure is consistent with standard Federal Circuit appellate timelines, which typically range from 18 to 24 months depending on briefing schedules, oral argument requests, and panel availability. The case’s closure via Federal Circuit Rule 36 — a summary affirmance without written opinion — signals the appellate panel found no reversible error warranting extended analysis, effectively endorsing the lower tribunal’s invalidity determination without elaboration.
The Verdict & Legal Analysis
Outcome
The Federal Circuit issued a Rule 36 affirmance, confirming the invalidity and/or cancellation of Patent No. USRE042534E asserted by 3D Surfaces against Intel. No damages were awarded to the plaintiff. No specific damages amount is disclosed in the available case record, consistent with a cancellation/invalidity resolution rather than an infringement finding. No injunctive relief was implicated given the invalidity ruling.
Verdict Cause Analysis
The verdict cause is classified as Patentability — Invalidity/Cancellation Action, indicating the central dispute involved whether USRE042534E’s claims were legally valid, not merely whether Intel’s products infringed them.
Reissue patents are particularly susceptible to invalidity challenges on several grounds:
- • Recapture Rule: Patent holders cannot use reissue proceedings to reclaim claim scope surrendered during original prosecution.
- • Obviousness (35 U.S.C. § 103): Prior art in the graphics processing domain — particularly given the extensive academic and industry publication history around bicubic tesselation algorithms predating the patent — may have rendered the claims obvious.
- • Anticipation (35 U.S.C. § 102): Single prior art references disclosing real-time tesselation architectures could independently invalidate claims.
- • Enablement/Written Description (35 U.S.C. § 112): Reissue claims expanding beyond the original disclosure risk written description deficiencies.
The Rule 36 affirmance, while providing no written reasoning, confirms the lower tribunal’s invalidity conclusion survived Federal Circuit scrutiny across all preserved arguments. The significant legal team assembled by 3D Surfaces — seven attorneys from two respected IP firms — underscores the genuine legal complexity of the validity arguments raised, even if ultimately unsuccessful.
Legal Significance
Rule 36 affirmances carry notable implications. While non-precedential, they signal appellate agreement with the lower forum’s claim construction and validity analysis. For reissue patent holders asserting graphics processing technology claims, this outcome adds to a growing body of affirmances suggesting that broadly-drafted reissue patents in well-developed technology sectors face formidable invalidity headwinds.
The case also underscores the PTAB-to-CAFC pipeline risk for patent assertion entities: when invalidity is established at the administrative level and affirmed summarily at the Federal Circuit, patent holders lose their IP asset entirely with no damages recovery.
Drafting a patent in graphics technology?
Learn from this case. Use AI to draft stronger claims that can withstand validity challenges.
Power Your Patent Strategy with PatSnap Eureka IP
From novelty searches to patent drafting, PatSnap Eureka’s AI-powered tools help you navigate the patent landscape with confidence.
⚠️ Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in graphics processing technology. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation.
- View related patents in graphics processing space
- See which companies are most active in tesselation patents
- Understand claim construction patterns for reissue patents
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own technology or product.
- Input your product description or technical features
- AI identifies potentially blocking patents
- Get actionable risk assessment report
FTO Partially Cleared
For USRE042534E claims
Prior Art Density
High in bicubic tesselation space
Reissue Patent Risk
Vulnerable to invalidity challenges
Industry & Competitive Implications
The 3D Surfaces v. Intel outcome reflects broader industry dynamics in GPU and graphics processing patent litigation. As tesselation technology has become a standard GPU pipeline stage — codified in DirectX 11, OpenGL 4.0, and Vulkan specifications — the prior art base against early-filed patents in this space has grown substantially, making validity challenges increasingly effective.
For Intel, the affirmance protects its graphics architecture from royalty obligations and injunctive exposure on this patent, supporting continued development and commercialization of its integrated and discrete GPU product lines without encumbrance from USRE042534E’s claims.
For the broader graphics IP ecosystem — encompassing NVIDIA, AMD, Qualcomm, and ARM — this outcome signals that reissue patents covering foundational tesselation architectures will face rigorous validity scrutiny. Companies relying on licensing revenue from such patents should proactively assess portfolio vulnerability.
The case also reflects the continued effectiveness of post-grant proceedings (IPR/PGR) as an invalidity mechanism that, when affirmed by the Federal Circuit — even summarily — conclusively eliminates patent risk from the market.
✅ Key Takeaways
For Patent Attorneys & Litigators
Federal Circuit Rule 36 affirmances in invalidity actions signal complete appellate endorsement of the lower forum’s reasoning.
Search related case law →Reissue patents face unique invalidity vulnerabilities, requiring rigorous pre-assertion auditing.
Explore precedents →Patent assertion against Tier-1 defendants demands exceptional claim strength; invalidity defenses will be fully resourced.
View competitor litigation history →Monitor the full USRE042534E patent family for related continuation or divisional applications that may survive this cancellation.
Track patent family status →For R&D Teams & IP Professionals
Invalidity of USRE042534E provides FTO clarity for bicubic tesselation implementations, but full FTO analysis requires reviewing related patent family members.
Start FTO analysis for my product →Comprehensive prior art mapping before product launch remains the most effective risk mitigation strategy in GPU and graphics IP-dense technology spaces.
Try AI novelty search →Post-grant proceedings (IPR/PTAB) remain a cost-efficient invalidity pathway, particularly effective against reissue patents in mature technology sectors.
Explore PTAB analytics →Ready to Strengthen Your Patent Strategy?
Join thousands of IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyze competitive landscapes.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Product?
Don’t wait for litigation. Check your product’s freedom to operate now.
Run FTO for My Product⚡ Accelerate Your IP Strategy
Join 15,000+ IP professionals using PatSnap Eureka for patent research and analysis.