Federal Circuit Affirms Invalidity of Reconfigurable Processor Patent in Arbor Global v. Xilinx
What would you like to explore next?
Choose your path based on your IP needs:
Understand Legal Analysis & Implications
Learn about the legal analysis, timeline, and key takeaways from this case.
RecommendedAssess My Product’s FTO Risk
Run FTO analysis for your own technology or product designs.
Analyze Semiconductor Patent Landscape
View related patents and competitive intelligence in the semiconductor space.
📋 Litigation Summary
| Case Name | Arbor Global Strategies, LLC v. Xilinx, Inc. |
| Case Number | 22-1551 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from prior invalidity ruling |
| Duration | Mar 2022 – Jul 2024 2 years 4 months |
| Outcome | Defendant Win — Patent Unpatentable |
| Patent at Issue | |
| Accused Products | Xilinx’s reconfigurable processor modules |
Litigation Overview
The Parties
⚖️ Plaintiff
A patent assertion entity (PAE) focused on licensing advanced semiconductor technologies through its acquired IP portfolio.
🛡️ Defendant
A leading semiconductor company and pioneer in field-programmable gate array (FPGA) technology, subsequently acquired by AMD.
The Patent at Issue
This case centered on **USRE042035E**, a reissued patent covering reconfigurable processor module technology. Reissued patents carry additional scrutiny under 35 U.S.C. § 251, making validity challenges particularly potent.
- • USRE042035E — Reissued patent directed to hybrid stacked integrated circuit die elements used in reconfigurable processor modules.
Developing reconfigurable processor technology?
Ensure your designs don’t infringe existing patents or are not vulnerable to invalidity claims.
The Verdict & Legal Analysis
Outcome
The Federal Circuit issued a definitive affirmance of **unpatentability** for the claims at issue in USRE042035E. This outcome confirms the cancellation of the asserted patent claims, ending Arbor Global’s enforcement ability. No damages or injunctive relief were awarded.
Verdict Cause Analysis
The controlling legal issue was **patentability** — specifically an invalidity/cancellation action challenging whether the reissued patent claims satisfied the requirements for patentable subject matter, novelty, or non-obviousness under 35 U.S.C. §§ 101, 102, or 103. Reissued patents like USRE042035E present a distinctive vulnerability in litigation, as defendants can challenge both the original patent’s validity and the propriety of the reissue itself. Xilinx’s validity arguments, grounded in the dense prior art landscape of reconfigurable computing, were substantiated at a level sufficient to withstand appellate review.
Legal Significance
- **Reissued Patent Vulnerability:** Courts continue to apply rigorous scrutiny to reissued patents. Patent holders asserting reissued claims must anticipate amplified validity challenges, particularly where claim scope expansion occurred during reissue prosecution.
- **Semiconductor Prior Art Density:** The FPGA and reconfigurable processor space features exceptionally deep prior art, making obviousness-based invalidity arguments highly effective — a pattern consistently affirmed by the Federal Circuit.
- **Appellate Affirmance Rate:** The Federal Circuit’s affirmance of unpatentability findings aligns with its historically deferential posture toward factual findings on prior art, particularly where the lower tribunal or PTAB conducted detailed technical analysis.
Freedom to Operate (FTO) in Semiconductor IP
This case highlights crucial FTO considerations for reconfigurable processor designs:
📋 Analyze This Case’s FTO Impact
Understand the implications of this invalidity ruling on design space.
- Explore prior art used against USRE042035E
- Identify key companies active in reconfigurable processor patents
- Analyze claim construction patterns for similar technologies
🔍 Check My Product’s FTO Risk
Run a comprehensive FTO analysis for your own technology or product designs.
- Input your product description or technical features
- AI identifies potentially blocking or invalid patents
- Get actionable risk assessment report
High Risk Area
Reissued patents in dense tech fields
Deep Prior Art
In reconfigurable processor tech
Cleared Design Space
Post-invalidity opportunities
✅ Key Takeaways
Reissued patents face compounded validity challenges — evaluate both original and reissue prosecution history before asserting.
Search related case law →Federal Circuit affirmances of unpatentability carry strong precedential weight; assess appellate risk early in litigation planning.
Explore precedents →In high-prior-art technology fields like reconfigurable processors, obviousness defenses consistently succeed at the Federal Circuit level.
Analyze prior art strategies →Audit reissued patents in your portfolio for intervening rights exposure and dual-validity risks before licensing outreach.
Get a portfolio risk assessment →Monitor Federal Circuit affirmance patterns in semiconductor patent disputes to calibrate portfolio enforcement strategy.
Track semiconductor litigation →FTO clearance for stacked IC and FPGA architectures should now account for this ruling’s implications on previously asserted claim scope.
Start FTO analysis for my product →Invalidity outcomes like this one may signal cleared design space in hybrid reconfigurable processor architectures.
Explore design-around opportunities →Frequently Asked Questions
The case involved **USRE042035E**, a reissued U.S. patent (original application US12/178511) covering reconfigurable processor modules comprising hybrid stacked integrated circuit die elements.
The Federal Circuit affirmed a prior finding of **unpatentability**, meaning the asserted patent claims failed to satisfy patentability requirements — effectively canceling those claims and ending Arbor Global’s enforcement ability.
The decision reinforces that reissued patents in densely prior-arted semiconductor fields face heightened invalidity risk. Companies operating in FPGA and reconfigurable computing should expect continued challenge-first defense strategies from well-resourced defendants.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
PatSnap IP Intelligence Team
Patent Research & Competitive Intelligence · PatSnap
This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.
The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.
References
- United States Court of Appeals for the Federal Circuit — Case 22-1551
- USPTO Patent Full-Text Database — USRE042035E
- Cornell Legal Information Institute — 35 U.S.C. § 251 (Reissue of patents)
- Cornell Legal Information Institute — 35 U.S.C. §§ 101, 102, 103 (Patentability requirements)
- PatSnap — IP Intelligence Solutions for Law Firms
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Semiconductor IP?
Don’t wait for litigation. Assess your reconfigurable processor design’s freedom to operate now with AI-powered analysis.
Run FTO for My Product