Federal Circuit Affirms Invalidity of VLSI Power Management Patent in Intel Appeal
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | VLSI Technology, LLC v. Intel Corp. |
| Case Number | 23-1266 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from underlying tribunal |
| Duration | Dec 2022 – Apr 2024 475 days |
| Outcome | Defendant Win — Patent Unpatentable |
| Patents at Issue | |
| Accused Products | Intel Processors (general) |
Case Overview
The Parties
⚖️ Plaintiff
A patent assertion entity backed by Fortress Investment Group, holding a portfolio of patents originally developed by NXP Semiconductors.
🛡️ Defendant
One of the world’s largest semiconductor manufacturers, designing and producing microprocessors, chipsets, and related technologies.
The Patent at Issue
This case involved U.S. Patent No. 8,020,014 B2, which covers a method for power reduction and a device having power reduction capabilities. Power management is a critical area in modern processor design, directly affecting battery life, thermal performance, and energy efficiency. The patent’s application number (US 11/914,079) suggests a filing in the mid-to-late 2000s timeframe.
- • **US 8,020,014 B2** — Method for power reduction and a device having power reduction capabilities
Developing power-efficient semiconductor products?
Check if your innovations might infringe existing power management patents before launch.
The Verdict & Legal Analysis
Outcome
The Federal Circuit issued a clean AFFIRMED judgment on April 8, 2024, sustaining the lower tribunal’s finding that U.S. Patent No. 8,020,014 B2 is **unpatentable**. No damages were at issue on appeal, given the invalidity posture of the case. The affirmance terminates VLSI’s ability to assert this specific patent against Intel or any other party, effectively removing it from VLSI’s offensive arsenal.
Key Legal Issues
The Federal Circuit’s decision to affirm without apparent modification signals judicial confidence in the lower tribunal’s factual findings regarding prior art and patentability. The invalidity/cancellation classification strongly suggests that prior art challenges—most likely obviousness under 35 U.S.C. § 103—formed the central basis of the invalidity finding. This reinforces the scrutiny power management patents face due to dense prior art landscapes.
Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in semiconductor power management. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation.
- View related patents in the power management space
- See which companies are most active in semiconductor IP
- Understand patentability challenges in crowded fields
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own technology or product.
- Input your product description or technical features
- AI identifies potentially blocking patents
- Get actionable risk assessment report
High Risk Area
Dynamic power reduction methods
Dense Prior Art
In power management techniques
Defensive Pathways
Invalidity challenges often succeed
✅ Key Takeaways
Federal Circuit affirmed invalidity of US8020014B2 on patentability grounds, a clean result favorable to accused infringers.
Search related case law →Power management patent claims face heightened scrutiny due to dense prior art landscapes.
Explore prior art tools →Frequently Asked Questions
The case involved U.S. Patent No. 8,020,014 B2, covering a method for power reduction and a device having power reduction capabilities in semiconductor applications.
The court affirmed the lower tribunal’s invalidity finding, determining that US8020014B2 is unpatentable. The case closed April 8, 2024.
It reinforces the Federal Circuit’s pattern of sustaining invalidity determinations in technology-dense fields, signaling elevated risk for patent holders asserting power management claims without differentiated prosecution histories.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
References
- United States Court of Appeals for the Federal Circuit — Case 23-1266
- U.S. Patent and Trademark Office — Patent Center: US 8,020,014 B2
- PACER (Public Access to Court Electronic Records)
- Cornell Legal Information Institute — 35 U.S.C. § 103 (Obviousness)
- PatSnap — IP Intelligence Solutions for Law Firms
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.