Federal Circuit Affirms Unpatentability in Arbor Global v. Samsung Chip Case

📄 View Full Report 📥 Export PDF 🔗 Share ⭐ Save

📋 Case Summary

Case NameArbor Global Strategies, LLC v. Samsung Electronics Co., Ltd.
Case Number22-1466 (Fed. Cir.)
CourtFederal Circuit, Appeal from PTAB
DurationFeb 11, 2022 – Jul 16, 2024 886 days (~2.5 years)
OutcomeDefendant Win — Unpatentability
Patent at Issue
Accused ProductsSamsung Reconfigurable Processor Module Technology

Case Overview

The Parties

⚖️ Plaintiff

A patent assertion entity (PAE) focused on licensing and litigation, holding intellectual property rights in semiconductor processing innovations.

🛡️ Defendant

One of the world’s largest semiconductor manufacturers, with extensive R&D investment in processor architecture and advanced packaging technologies.

The Patent at Issue

This case centered on a patent covering reconfigurable processor modules comprising hybrid stacked integrated circuit die elements — technology directly relevant to advanced chip design and heterogeneous computing architectures. The patent claimed innovations in how multiple processor die components are physically stacked and configured within an integrated circuit module.

  • US 7,282,951B2 — Reconfigurable processor modules; hybrid stacked integrated circuit die elements

For more details, refer to the USPTO Patent Center.

🔍

Developing a new chip architecture?

Ensure your semiconductor design does not infringe existing patents with a comprehensive FTO analysis.

Run FTO Check →

The Verdict & Legal Analysis

Outcome

The Court of Appeals for the Federal Circuit **affirmed** the lower tribunal’s finding of **unpatentability**, resulting in the **invalidity and cancellation** of U.S. Patent No. 7,282,951B2. No damages were awarded, as the affirmance of unpatentability effectively extinguished Arbor Global’s ability to assert the patent.

Key Legal Issues

The Federal Circuit upheld a determination that the claims of the ‘951 patent failed to satisfy the legal requirements for patentability under U.S. patent law. This finding most commonly arises from challenges under 35 U.S.C. § 102 (anticipation) or 35 U.S.C. § 103 (obviousness). The verdict cause is classified as an Invalidity/Cancellation Action, confirming that Samsung’s defense strategy successfully attacked the foundational validity of the asserted patent rather than contesting infringement on the merits. This outcome underscores the elevated scrutiny that complex processor architecture patents face during post-grant validity proceedings and appellate review.

⚠️

Freedom to Operate (FTO) Analysis

This case highlights critical IP risks in semiconductor design. Choose your next step:

📋 Understand This Case’s Impact

Learn about the specific risks and implications from this litigation.

  • View related patents in semiconductor architecture
  • See which companies are active in stacked ICs and reconfigurable processors
  • Understand claim construction patterns for chip patents
📊 View Patent Landscape
Recommended

🔍 Check My Product’s Risk

Run a comprehensive FTO analysis for your own technology or product.

  • Input your product description or technical features
  • AI identifies potentially blocking patents
  • Get actionable risk assessment report
🚀 Start My FTO Analysis
⚠️
High Risk Area

Broad claims in prior-art-rich fields

📋
Extensive Prior Art Landscape

In reconfigurable processor architecture

Strategic Design-Arounds

Possible with careful analysis

✅ Key Takeaways

For Patent Attorneys & Litigators

Federal Circuit affirmance of PTAB unpatentability rulings confirms the durability of IPR as a primary invalidity vehicle against semiconductor patents.

Search related case law →

Validity challenges targeting processor architecture patents benefit from the field’s extensive prior art landscape.

Explore obviousness precedents →
For IP Professionals

PAE semiconductor patent portfolios should be evaluated for IPR vulnerability before licensing negotiations or litigation campaigns.

Analyze NPE portfolios →

Monitor Federal Circuit outcomes in post-grant proceedings to identify shifting claim construction standards in semiconductor arts.

Track Federal Circuit cases →
🔒
Unlock R&D Team Recommendations
Get actionable patent strategy steps for R&D teams in semiconductor architecture, including FTO timing guidance and innovation best practices.
Prior Art Review Obviousness Analysis FTO Best Practices
Explore Full Analysis in PatSnap Eureka

Frequently Asked Questions

Ready to Strengthen Your Patent Strategy?

Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.

PatSnap IP Intelligence Team

Patent Research & Competitive Intelligence · PatSnap

This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.

The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.

📊 2B+ Patent Data Points 🌍 120+ Countries Covered 🏢 18,000+ Customers Worldwide ⚖️ Global Litigation Database 🔍 Primary Source Verified
⚖️ Disclaimer: This article is for informational purposes only and does not constitute legal advice. The analysis presented reflects publicly available case information and general legal principles. For specific advice regarding patent litigation, FTO analysis, or IP strategy, please consult a qualified patent attorney.