Federal Circuit Affirms Unpatentability in Arbor Global v. Samsung Chip Case
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | Arbor Global Strategies, LLC v. Samsung Electronics Co., Ltd. |
| Case Number | 22-1466 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from PTAB |
| Duration | Feb 11, 2022 – Jul 16, 2024 886 days (~2.5 years) |
| Outcome | Defendant Win — Unpatentability |
| Patent at Issue | |
| Accused Products | Samsung Reconfigurable Processor Module Technology |
Case Overview
The Parties
⚖️ Plaintiff
A patent assertion entity (PAE) focused on licensing and litigation, holding intellectual property rights in semiconductor processing innovations.
🛡️ Defendant
One of the world’s largest semiconductor manufacturers, with extensive R&D investment in processor architecture and advanced packaging technologies.
The Patent at Issue
This case centered on a patent covering reconfigurable processor modules comprising hybrid stacked integrated circuit die elements — technology directly relevant to advanced chip design and heterogeneous computing architectures. The patent claimed innovations in how multiple processor die components are physically stacked and configured within an integrated circuit module.
- • US 7,282,951B2 — Reconfigurable processor modules; hybrid stacked integrated circuit die elements
For more details, refer to the USPTO Patent Center.
Developing a new chip architecture?
Ensure your semiconductor design does not infringe existing patents with a comprehensive FTO analysis.
The Verdict & Legal Analysis
Outcome
The Court of Appeals for the Federal Circuit **affirmed** the lower tribunal’s finding of **unpatentability**, resulting in the **invalidity and cancellation** of U.S. Patent No. 7,282,951B2. No damages were awarded, as the affirmance of unpatentability effectively extinguished Arbor Global’s ability to assert the patent.
Key Legal Issues
The Federal Circuit upheld a determination that the claims of the ‘951 patent failed to satisfy the legal requirements for patentability under U.S. patent law. This finding most commonly arises from challenges under 35 U.S.C. § 102 (anticipation) or 35 U.S.C. § 103 (obviousness). The verdict cause is classified as an Invalidity/Cancellation Action, confirming that Samsung’s defense strategy successfully attacked the foundational validity of the asserted patent rather than contesting infringement on the merits. This outcome underscores the elevated scrutiny that complex processor architecture patents face during post-grant validity proceedings and appellate review.
Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in semiconductor design. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation.
- View related patents in semiconductor architecture
- See which companies are active in stacked ICs and reconfigurable processors
- Understand claim construction patterns for chip patents
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own technology or product.
- Input your product description or technical features
- AI identifies potentially blocking patents
- Get actionable risk assessment report
High Risk Area
Broad claims in prior-art-rich fields
Extensive Prior Art Landscape
In reconfigurable processor architecture
Strategic Design-Arounds
Possible with careful analysis
✅ Key Takeaways
Federal Circuit affirmance of PTAB unpatentability rulings confirms the durability of IPR as a primary invalidity vehicle against semiconductor patents.
Search related case law →Validity challenges targeting processor architecture patents benefit from the field’s extensive prior art landscape.
Explore obviousness precedents →PAE semiconductor patent portfolios should be evaluated for IPR vulnerability before licensing negotiations or litigation campaigns.
Analyze NPE portfolios →Monitor Federal Circuit outcomes in post-grant proceedings to identify shifting claim construction standards in semiconductor arts.
Track Federal Circuit cases →Unpatentability rulings create FTO opportunities — cleared patent claims should be incorporated into design clearance reviews.
Start FTO analysis for my product →Heterogeneous integration and stacked die technologies remain active areas of both innovation and patent dispute; proactive IP risk assessment is essential.
Analyze tech trends →Frequently Asked Questions
The dispute centered on U.S. Patent No. 7,282,951B2 (Application No. 11/383,149), covering a reconfigurable processor module comprising hybrid stacked integrated circuit die elements.
The Federal Circuit affirmed a finding of unpatentability — an invalidity/cancellation action — resulting in the cancellation of the asserted patent. The case was closed July 16, 2024.
The outcome reinforces the effectiveness of post-grant USPTO proceedings (IPR) as a defense strategy against NPE assertions of semiconductor architecture patents, and signals Federal Circuit willingness to affirm unpatentability findings in prior-art-dense technology areas.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
PatSnap IP Intelligence Team
Patent Research & Competitive Intelligence · PatSnap
This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.
The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.
References
- United States Court of Appeals for the Federal Circuit — Case 22-1466
- USPTO Patent Center – U.S. Patent No. 7,282,951
- Patent Trial and Appeal Board (PTAB) Docket Search
- Cornell Legal Information Institute — 35 U.S.C. § 102
- Cornell Legal Information Institute — 35 U.S.C. § 103
- PatSnap — IP Intelligence Solutions for Law Firms
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Product?
Don’t wait for litigation. Check your product’s freedom to operate now with AI-powered analysis.
Run FTO for My Product