InnoMemory v. JPMorgan Chase: Memory Patent Dispute Ends in Dismissal
A patent infringement action targeting one of the world’s largest financial institutions has concluded quietly — but strategically. In InnoMemory, LLC v. JPMorgan Chase Bank, N.A. (Case No. 2:24-cv-00151), the Eastern District of Texas issued a dismissal with prejudice on April 23, 2025, following a joint motion by both parties confirming the dispute had been privately resolved. The case, which centered on two U.S. patents covering integrated circuit memory technology, lasted approximately 418 days from filing to closure.
For patent attorneys, IP professionals, and R&D leaders operating in the semiconductor and memory technology space, this case reflects a recognizable pattern: NPE-driven patent assertion in a plaintiff-friendly venue, followed by a confidential resolution before trial. While the settlement terms remain undisclosed, the litigation arc — from filing in Marshall, Texas, to joint dismissal — offers meaningful lessons about assertion strategy, defensive posturing, and the ongoing commercialization of legacy memory patents against technology-dependent enterprises.
Primary Keyword Focus: Memory technology patent infringement litigation
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | InnoMemory, LLC v. JPMorgan Chase Bank, N.A. |
| Case Number | 2:24-cv-00151 (E.D. Tex.) |
| Court | Eastern District of Texas |
| Duration | March 2024 – April 2025 418 days |
| Outcome | Dismissed with Prejudice (Defendant Win) |
| Patents at Issue | |
| Accused Products | Integrated circuit RAM systems capable of multi-word reads per clock cycle and low-power memory refresh architectures (e.g., in enterprise computing platforms). |
Case Overview
The Parties
⚖️ Plaintiff
Non-practicing entity (NPE) asserting intellectual property rights in integrated circuit memory technology, focused on monetizing patented innovations.
🛡️ Defendant
One of the largest financial institutions globally, operating extensive technology infrastructure heavily reliant on high-performance memory systems.
Patents at Issue
Two U.S. patents formed the foundation of InnoMemory’s infringement claims, covering foundational memory performance and energy efficiency concepts:
- • U.S. Patent No. 7,057,960 B1 — Integrated circuit RAM architecture for multi-word reads per clock cycle.
- • U.S. Patent No. 6,240,046 B1 — Method and architecture to reduce power consumption in memory devices during refresh operations.
Designing a memory component or system?
Check if your memory architecture might infringe these or related patents.
Litigation Timeline & Procedural History
| Milestone | Date |
|---|---|
| Complaint Filed | March 1, 2024 |
| Case Closed | April 23, 2025 |
| Total Duration | 418 days |
InnoMemory filed suit on March 1, 2024, in the U.S. District Court for the Eastern District of Texas — a venue long favored by patent plaintiffs for its historically plaintiff-friendly docket management and experienced patent litigation bench. The case was designated as a first-instance district court matter.
The 418-day duration — just under 14 months — is consistent with pre-trial resolution timelines in Eastern District NPE cases, where defendants frequently engage in parallel IPR (Inter Partes Review) proceedings at the USPTO, aggressive early motion practice, or direct settlement negotiations to avoid full trial exposure. No trial was held.
The case was resolved through a Joint Motion to Dismiss (Docket No. 82), with both parties representing to the court that the matter had been privately resolved. No publicly disclosed damages figure, licensing terms, or injunctive relief order exists in the record.
The Verdict & Legal Analysis
Outcome
On April 23, 2025, the Eastern District of Texas granted the parties’ Joint Motion to Dismiss, ordering that all claims and causes of action between InnoMemory, LLC and JPMorgan Chase Bank, N.A. are DISMISSED WITH PREJUDICE. Each party was ordered to bear its own costs, expenses, and attorneys’ fees. All pending requests for relief were denied as moot.
The dismissal with prejudice — as opposed to without prejudice — confirms this was a final, negotiated resolution, not an abandonment. InnoMemory cannot re-file identical claims on these patents against JPMorgan Chase in a future action.
No damages amount was publicly disclosed. Settlement terms, if any, remain confidential.
Verdict Cause Analysis
The case was initiated as a straightforward patent infringement action. The joint dismissal, while procedurally unremarkable, carries strategic weight:
- JPMorgan Chase’s defense deployment of four law firms signals an early, aggressive defensive strategy designed to increase litigation costs and signal credible trial readiness — a common tactic against NPE plaintiffs who face asymmetric cost pressure.
- InnoMemory’s decision to resolve pre-trial is consistent with NPE economics: licensing revenue secured without trial risk represents a successful assertion outcome, even if terms remain private.
- The absence of any reported claim construction ruling, summary judgment decision, or Markman hearing order on the public docket suggests resolution occurred in the relatively early-to-mid litigation phase.
Legal Significance
While this case produced no published legal opinion, its significance lies in what it reflects about NPE assertion strategy targeting financial sector defendants using foundational semiconductor patents. Financial institutions like JPMorgan Chase are increasingly named defendants in memory and computing patent cases because their infrastructure operations implicate the same technology claims originally directed at hardware manufacturers.
The patents-in-suit — both issued in the early 2000s — represent mature, pre-litigation-reform-era IP assets being actively monetized. Their claims on multi-word RAM read cycles (U.S. 7,057,960) and low-power refresh architectures (U.S. 6,240,046) touch technologies embedded throughout enterprise computing stacks, creating broad assertion surface area.
Strategic Takeaways
For Patent Holders & Asserting Entities:
Financial sector defendants with deep pockets and reputational stakes often resolve NPE assertions to avoid prolonged discovery and litigation distraction, even when defenses are available. Selecting Eastern District of Texas remains a viable venue strategy for NPE plaintiffs targeting infrastructure-dependent enterprises.
For Accused Infringers:
Deploying multi-firm defense teams signals credible trial readiness and may accelerate resolution on favorable terms. Consider parallel USPTO proceedings (IPR/PGR) as cost-effective leverage tools, particularly against older patents with potential prior art exposure.
For R&D Teams:
Memory architecture patents from the early 2000s remain active litigation assets. Freedom-to-operate (FTO) analyses for products using legacy RAM architectures should account for NPE-held portfolios. Power-reduction memory techniques, particularly refresh optimization methods, are a recognized assertion category warranting proactive IP clearance.
Filing a memory patent?
Learn from this case. Use AI to draft stronger claims for memory architectures.
Industry & Competitive Implications
This case is one data point in a larger trend: NPE entities asserting foundational semiconductor and memory patents against end-user enterprises rather than (or in addition to) chip manufacturers. Financial institutions, cloud providers, and enterprise software companies are increasingly exposed because their technology infrastructure relies on patented hardware innovations they did not design or manufacture.
For the memory technology sector broadly, the monetization of U.S. 7,057,960 and U.S. 6,240,046 signals that early-2000s RAM and refresh patents remain commercially viable assertion vehicles more than two decades after issuance. IP professionals tracking NPE activity in the semiconductor space should monitor InnoMemory’s broader patent portfolio and any related litigation filings.
The multi-defendant “member case” language in the court’s dismissal order — referencing an “above-captioned member case” — suggests JPMorgan Chase may have been one defendant among several in a coordinated multi-defendant assertion campaign, a standard NPE strategy to maximize licensing yield.
Companies evaluating exposure to similar claims should consider proactive patent landscape analyses covering multi-word memory access architectures and low-power DRAM refresh methodologies.
Power Your Patent Strategy with Eureka IP
From novelty searches to patent drafting, Eureka’s AI-powered tools help you navigate the patent landscape with confidence.
⚠️ Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in memory technology and enterprise infrastructure. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation on memory patents.
- View related memory patents in this technology space
- See which NPEs are most active in semiconductor patents
- Understand assertion trends targeting financial services
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own memory technology or product.
- Input your product description or technical features
- AI identifies potentially blocking memory patents
- Get actionable risk assessment report
Legacy Patent Risk
Early 2000s memory patents remain assertion assets
NPE Assertion Pattern
Financial institutions targeted for infrastructure tech
Proactive FTO
Essential for memory architecture designs
✅ Key Takeaways
For Patent Attorneys & Litigators
Joint dismissal with prejudice confirms private resolution — monitor for related cases against other defendants in the same NPE campaign.
Search related case law →Eastern District of Texas remains an active NPE venue; multi-firm defense deployments reflect serious litigation posture.
Explore precedents →No published claim construction or infringement ruling limits precedential impact but reflects successful pre-opinion resolution.
View E.D. Tex. dockets →For IP Professionals
Financial sector companies face memory patent exposure tied to infrastructure hardware — conduct periodic NPE portfolio audits.
Start FTO analysis for my product →Early-2000s semiconductor patents with broad method claims remain potent licensing tools under current doctrine.
Try AI patent drafting →For R&D Leaders
FTO clearance for integrated circuit memory products should include NPE-held legacy portfolios — not just operating company patents.
Learn more about FTO →Low-power refresh and multi-word read architectures are identifiable assertion risk categories warranting engineering documentation and design-around analysis.
Explore memory patents →❓ Frequently Asked Questions
What patents were involved in InnoMemory v. JPMorgan Chase?
The case involved U.S. Patent No. 7,057,960 B1 (multi-word RAM read architecture) and U.S. Patent No. 6,240,046 B1 (low-power memory refresh method and architecture).
Why was the case dismissed with prejudice?
Both parties filed a joint motion representing the matter had been privately resolved. Dismissal with prejudice is a final resolution — InnoMemory cannot reassert these specific claims against JPMorgan Chase on these patents.
How does this case affect memory technology patent litigation?
It reinforces the pattern of NPE assertion of legacy semiconductor patents against enterprise-sector end users, with pre-trial resolution remaining the dominant outcome in Eastern District of Texas NPE cases.
Ready to Strengthen Your Patent Strategy?
Join thousands of IP professionals using Eureka to conduct prior art searches, draft patents, and analyze competitive landscapes.
📑 Table of Contents
🚀 Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Product?
Don’t wait for litigation. Check your product’s freedom to operate now.
Run FTO for My Product⚡ Accelerate Your IP Strategy
Join 15,000+ IP professionals using Eureka for patent research and analysis.