InnoMemory v. Zions Bancorporation: Memory Patent Suit Ends in Voluntary Dismissal
What would you like to do next?
Choose your path based on your current needs:
In a case that closed almost as quickly as it opened, InnoMemory, LLC v. Zions Bancorporation, N.A. (Case No. 2:24-cv-00144) concluded with a voluntary dismissal with prejudice just 47 days after filing. The Eastern District of Texas — one of the nation’s most active patent litigation venues — accepted and acknowledged InnoMemory’s notice of dismissal on April 16, 2024, bringing an abrupt end to an integrated circuit memory patent infringement action targeting a major financial institution.
At issue were two issued U.S. patents covering foundational memory architecture technologies: random access memory capable of multi-word reads in a single clock cycle (US7057960B1) and a method for reducing power consumption during memory refresh operations (US6240046B1). The rapid closure of this case, without any publicly disclosed settlement terms or adjudicated merits, offers meaningful signals for patent practitioners, IP portfolio managers, and R&D teams navigating the increasingly complex landscape of **memory IC patent infringement litigation**.
📋 Case Summary
| Case Name | InnoMemory, LLC v. Zions Bancorporation, N.A. |
| Case Number | 2:24-cv-00144 (E.D. Tex.) |
| Court | U.S. District Court for the Eastern District of Texas |
| Duration | Feb 29 – Apr 16, 2024 47 Days |
| Outcome | Plaintiff Voluntary Dismissal with Prejudice |
| Patents at Issue | |
| Accused Products | Memory-related products and systems in Zions Bancorporation’s operational environment |
Case Overview
The Parties
⚖️ Plaintiff
A patent assertion entity (PAE) focused on monetizing intellectual property related to memory technologies, asserting foundational semiconductor and memory architecture patents.
🛡️ Defendant
A major U.S. financial institution operating extensive data center infrastructure that relies on integrated circuit memory components, making it a potential downstream target for memory patent assertions.
The Patents at Issue
Two patents formed the basis of InnoMemory’s infringement claims, covering foundational memory architecture technologies relevant to any organization deploying modern server or enterprise memory infrastructure:
- • US7057960B1 — Integrated circuit random access memory capable of reading either one or more than one data word in a single clock cycle.
- • US6240046B1 — Method and architecture for reducing power consumption in memory devices during refresh operations.
Deploying memory-intensive systems?
Assess your hardware and infrastructure components against foundational memory patents.
The Verdict & Legal Analysis
Outcome
The Eastern District of Texas accepted and acknowledged InnoMemory’s Notice of Voluntary Dismissal **with prejudice** on April 16, 2024. All pending claims and causes of action were dismissed with prejudice, meaning InnoMemory is permanently barred from re-filing the same claims against Zions Bancorporation based on the same patents. No damages were awarded, and no injunctive relief was granted.
Verdict Cause Analysis
The case was initiated as a straightforward patent infringement action under 35 U.S.C. § 271. The dismissal **with prejudice** — rather than without prejudice — is the critical legal detail. This outcome is procedurally significant as it was the plaintiff’s own election, suggesting either a private, undisclosed settlement where dismissal with prejudice was a negotiated term, or a strategic decision by plaintiff’s counsel to foreclose re-litigation risk in exchange for some form of resolution. Neither can be confirmed from the public record alone.
Legal Significance
While the case produced no precedential ruling on claim construction, validity, or infringement, several legally significant observations apply:
- **Rule 41(a)(1)(A)(i) Dismissals in PAE Litigation:** Early voluntary dismissals with prejudice are increasingly common in patent assertion entity cases, often signaling pre-answer resolution rather than litigation failure on the merits.
- **Downstream Infringement Theories:** The assertion of memory architecture patents against a financial institution — not a chip manufacturer — reflects a continuing trend of end-user targeting in semiconductor IP litigation. This carries important implications for freedom-to-operate (FTO) analysis across all industries that deploy enterprise memory systems.
Strategic Takeaways
For Patent Holders: Early-stage demand letters and complaint filing remain viable assertion tools, but practitioners should ensure robust pre-suit claim charts that survive initial defendant scrutiny — particularly when targeting financially sophisticated defendants with dedicated IP defense counsel.
For Accused Infringers: Engaging specialized patent defense counsel immediately upon service is demonstrably effective. The rapid timeline here suggests defendant’s early posture may have influenced the plaintiff’s calculus. Inter partes review (IPR) petitions at the USPTO remain a powerful parallel-track tool for challenging patent validity before the Patent Trial and Appeal Board.
For R&D Teams: This case underscores that end-user organizations — not just manufacturers — remain targets of memory and semiconductor patent assertions. Regular FTO assessments of enterprise hardware and infrastructure components should be part of technology procurement due diligence.
Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in memory and semiconductor technologies. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation.
- View patents related to memory architecture
- See which companies are most active in memory IC patents
- Understand claim construction patterns for memory devices
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own technology or product.
- Input your product description or technical features
- AI identifies potentially blocking patents in memory IC
- Get actionable risk assessment report
High Risk Area
Foundational Memory Architecture
2 Patents at Issue
Covering core memory functions
Proactive FTO
Essential for all tech industries
✅ Key Takeaways
Voluntary dismissal with prejudice under Rule 41(a)(1)(A)(i) signals likely pre-answer resolution — watch for undisclosed licensing agreements.
Search related case law →The Eastern District of Texas remains a preferred venue for memory and semiconductor patent assertions by PAEs.
Explore EDTX litigation data →Monitor PAE portfolios asserting foundational memory patents against end-user organizations — financial services and enterprise sectors are active targets.
Track PAE activity in Eureka →Downstream infringement liability is real: FTO programs must cover infrastructure and hardware procurement, not just developed products.
Learn more about FTO for procurement →Memory architecture patents covering basic operational features (multi-word reads, power management) carry assertion risk across virtually any technology stack.
Assess my tech stack risk →Build patent risk review into hardware vendor selection and enterprise IT procurement processes.
Optimize my procurement FTO →Frequently Asked Questions
Two U.S. patents: US7057960B1 (multi-word read RAM architecture) and US6240046B1 (memory power reduction during refresh operations).
InnoMemory filed a voluntary notice of dismissal with prejudice under Rule 41(a)(1)(A)(i). The court accepted it without ruling on the merits. No public settlement disclosure has been identified.
It reinforces the trend of PAEs targeting end-user organizations and resolving cases quickly — often through undisclosed licensing — before substantive court proceedings begin.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
PatSnap IP Intelligence Team
Patent Research & Competitive Intelligence · PatSnap
This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.
The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.
References
- USPTO Patent Center – US7057960B1
- USPTO Patent Center – US6240046B1
- PACER Case Locator – 2:24-cv-00144
- Cornell Legal Information Institute – Federal Rule of Civil Procedure 41
- PatSnap — IP Intelligence Solutions for Law Firms
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Product?
Don’t wait for litigation. Check your product’s freedom to operate now with AI-powered analysis for memory ICs.
Run FTO for My Product