Network System Technologies, LLC v. Lenovo, Inc.: Infringement Action Dismissed Without Prejudice After Settlement in E.D. Texas
A patent infringement action targeting global PC and semiconductor giant Lenovo, Inc. has concluded via joint dismissal without prejudice before Chief Judge Rodney Gilstrap of the United States District Court for the Eastern District of Texas. Filed on April 11, 2023, Case No. 2:23-cv-00167 saw patent assertion entity Network System Technologies, LLC (NST) assert six U.S. patents covering network-on-chip (NoC) integrated circuit architectures and communication methodologies. The case closed on July 30, 2024, after 476 days, following the parties’ notification to the court that they had resolved all claims and counterclaims, with each side bearing its own costs.
This settlement-driven dismissal carries significant strategic implications for companies operating in the integrated circuit, system-on-chip (SoC), and high-performance computing sectors. The six asserted patents cover foundational NoC communication and transaction protocols — technology embedded in modern processors, mobile chipsets, and AI accelerators. IP counsel and R&D teams developing or procuring silicon with on-chip networking capabilities should carefully assess their freedom-to-operate exposure against NST’s active and potentially monetizable patent portfolio.
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | Network System Technologies, LLC v. Lenovo, Inc. |
| Case Number | 2:23-cv-00167 |
| Court | Texas Eastern District Court |
| Duration | April 11, 2023 – July 30, 2024 1 year 3 months |
| Outcome | Dismissed without Prejudice |
| Patents at Issue | |
| Products Involved | Apparatus and method for communicating in an integrated circuit, Integrated circuit and method for buffering to optimize burst length in networks on chips, Integrated circuit and method for establishing transactions, Integrated circuit and method of communication service mapping, Integrated circuit comprising a plurality of processing modules and a network and method for exchanging data using same, Integrated circuit with data communication network and IC design method |
| Verdict Cause | Infringement Action |
| Chief Judge | Rodney Gilstrap |
Case Overview
The Parties
⚖️ Plaintiff
Network System Technologies, LLC is a patent assertion entity (PAE) holding a portfolio of foundational integrated circuit and network-on-chip patents. NST has pursued licensing and litigation to monetize patents covering on-chip communication architectures that underpin a broad range of modern semiconductor products.
🛡️ Defendant
Lenovo, Inc. is a global technology leader and one of the world’s largest PC, data center, and smart device manufacturers, with significant semiconductor integration across its product lines. Lenovo was named as defendant due to its use of integrated circuits and SoC components allegedly incorporating NST’s patented network-on-chip communication technologies.
The Patents at Issue
The six asserted patents — US7594052B2, US8072893B2, US7373449B2, US7366818B2, US7769893B2, and US8086800B2 — collectively cover network-on-chip (NoC) architectures embedded within integrated circuits. These patents protect methods and apparatus for routing data communications between processing modules on a single chip, optimizing burst-length buffering, mapping communication services, and establishing transactions across on-chip networks. These technologies are foundational to modern multi-core processors, mobile SoCs, AI chips, and any integrated circuit requiring high-bandwidth internal data routing.
- • US7594052B2
- • US8072893B2
- • US7373449B2
- • US7366818B2
- • US7769893B2
- • US8086800B2
Developing multi-core SoC or NoC-based chip architectures?
Assess your freedom-to-operate exposure against NST’s network-on-chip patent portfolio before your next product launch.
Legal Representation
Plaintiff Counsel: Nixon Peabody LLP; Nixon Peabody LLP (Los Angeles); The Davis Firm PC (Longview) (lead: Allison Strong)
Defendant Counsel: Kilpatrick Townsend & Stockton LLP (Atlanta); Kilpatrick Townsend & Stockton LLP (Denver); Kilpatrick Townsend & Stockton, LLP; Potter Minton PC (lead: Earl Glenn Thames , Jr)
Litigation Timeline & Procedural History
| Milestone | Date |
|---|---|
| Case Filed | April 11, 2023 |
| Court | Texas Eastern District Court |
| Chief Judge | Rodney Gilstrap |
| Case Closed | July 30, 2024 |
| Total Duration | 1 year 3 months (476 days) |
| Basis of Termination | Dismissed without Prejudice |
The case was filed in the Eastern District of Texas — the nation’s most prominent patent litigation venue — before Chief Judge Rodney Gilstrap, who presides over more patent cases than any other federal judge in the United States. The Eastern District’s plaintiff-favorable reputation for case management, local patent rules, and jury outcomes makes it a strategic venue of choice for patent assertion entities. The first-instance district court filing reflects NST’s preference for a direct infringement adjudication rather than an IPR challenge or ITC exclusion order route.
The case lasted 476 days — approximately 15.5 months — before resolving via a joint motion to dismiss filed as Docket No. 44. This duration is consistent with early-to-mid litigation settlement prior to claim construction or summary judgment, suggesting the parties reached a business resolution before incurring the full cost of a Markman hearing. The dismissal without prejudice, with each party bearing its own fees, is characteristic of a confidential licensing agreement, as it preserves NST’s right to reassert the patents against Lenovo or others and avoids any adverse merits ruling on the patents’ validity or infringement scope.
The Verdict & Legal Analysis
Outcome
The Court granted the parties’ Joint Motion to Dismiss (Dkt. No. 44), ordering that all of Plaintiff NST’s claims for relief against Lenovo Group Ltd. are dismissed without prejudice and all of LGL’s counterclaims against NST are likewise dismissed without prejudice. No damages award, injunctive relief, or fee-shifting was ordered — each party bears its own costs and fees. The court made no merits determination regarding patent validity, enforceability, or infringement of any of the six asserted patents.
Verdict Cause Analysis
The verdict cause is classified as an Infringement Action resolved through joint voluntary dismissal, reflecting the following key legal and procedural dynamics:
- The dismissal without prejudice under Fed. R. Civ. P. 41(a)(2) means NST retains the full legal right to reassert all six patents against Lenovo or any other defendant in future proceedings, preserving maximum enforcement optionality.
- The mutual dismissal of Lenovo’s counterclaims — which typically include invalidity and non-infringement defenses — without prejudice means no adverse finding was entered on patent validity, keeping the asserted patents legally intact and unweakened.
- The ‘each party bears its own costs’ provision is standard in settlement-driven dismissals and does not constitute a finding that either party was the prevailing party under 35 U.S.C. § 285, avoiding any exceptional case fee-shifting analysis.
- The resolution occurred before any publicly docketed claim construction order or summary judgment ruling, indicating the parties settled on business terms rather than litigating to a merits adjudication — a common outcome when a PAE holds foundational technology patents with broad claim language.
Legal Significance
- 1. The dismissal without prejudice leaves the six NoC patents — including US7594052B2 and US8086800B2 — fully enforceable and available for future assertion, meaning companies in the semiconductor and computing industries remain at risk of receiving demand letters or new complaints from NST based on the same portfolio.
- 2. The absence of a Markman claim construction ruling means the scope of key claim terms in NST’s NoC patents remains unresolved in federal court, creating uncertainty for competitors who might rely on a narrowing construction as a non-infringement defense.
- 3. This case reinforces the Eastern District of Texas as NST’s preferred enforcement forum, and future defendants should anticipate Judge Gilstrap’s court as the likely venue for any NST reassertion — with all associated local rule compliance requirements and scheduling order constraints.
Strategic Takeaways
For Patent Attorneys:
- Monitor NST’s patent portfolio for continuation applications and new claim filings that could extend the enforcement life of the NoC patent family beyond the current patents’ expiration dates.
- If representing a client in the semiconductor or SoC space, conduct a proactive claim mapping analysis against all six asserted patents — particularly US7373449B2 and US7366818B2 covering transaction establishment and communication service mapping — before NST’s next enforcement wave.
- Consider filing inter partes review (IPR) petitions against the NST portfolio patents preemptively or as part of any future licensing negotiation strategy, as the settlement here left no estoppel in place that would bar such challenges.
- Carefully track Dkt. No. 44 and any subsequent NST filings in E.D. Texas; the confidential settlement terms may inform licensing royalty benchmarks in any future NST demand letter response.
For IP Professionals:
- In-house teams at integrated circuit, processor, and SoC companies should audit their product chipsets against NST’s six asserted patents and assess whether a proactive licensing discussion with NST is preferable to litigation risk, given NST’s demonstrated willingness to assert in E.D. Texas before Chief Judge Gilstrap.
- Use this case as a trigger to update your patent landscape monitoring for the NoC and on-chip communication design space, ensuring any newly issued NST continuation patents are flagged for immediate FTO review.
For R&D Teams:
- Engineering teams designing multi-core processors, AI accelerators, or SoC architectures should review the claimed methods in US8072893B2 (burst-length buffering) and US7594052B2 (on-chip communication apparatus) to assess whether current design choices implicate NST’s claim scope and whether design-around alternatives exist.
- Where third-party chipsets or IP cores are integrated into your products — such as ARM NoC interconnects or AMBA-based designs — ensure your procurement contracts include appropriate IP indemnification clauses covering exactly the categories of NoC communication patents asserted by NST in this case.
Freedom to Operate (FTO) Analysis & Implications
This case has significant FTO implications. Choose your next step:
📋 Understand This Case’s Implications
Learn how this ruling impacts patentability standards and your competitive landscape.
- Monitor post-ruling developments
- Identify trends in this technology area
- Access comprehensive legal analysis and precedents
🔍 Check My semiconductor Product’s Risk
Perform an FTO analysis to assess potential infringement risks for your products.
- Input your product description or technical features
- AI identifies potentially blocking patents
- Receive a detailed, actionable risk assessment
High Risk Area
Network-on-chip communication architectures and on-chip transaction protocols in integrated circuits
Claim Construction Risk
No Markman ruling was issued, leaving NST’s NoC patent claim terms unresolved and their scope potentially broad against SoC implementers.
IPR Challenge Window
The dismissal without prejudice creates no IPR estoppel, giving potential defendants a clean opportunity to challenge NST’s patents at the PTAB before any future assertion.
✅ Key Takeaways
The dismissal without prejudice preserves NST’s full enforcement rights against all six NoC patents — counsel representing SoC or processor clients should treat this case as a precursor to future NST campaigns rather than a resolution of the threat.
Search NST patent assertions →No claim construction record was created in this case, meaning defendants in future NST suits cannot rely on any judicial narrowing of the patents’ scope — early investment in claim mapping and IPR strategy is essential.
Find related claim construction rulings →The E.D. Texas filing under Chief Judge Gilstrap signals NST’s strategic venue preference; attorneys should prepare Markman briefs and local rule compliance materials in advance for any future NST enforcement in this jurisdiction.
Explore E.D. Texas patent cases →Each party bearing its own fees avoids any exceptional case finding under 35 U.S.C. § 285 — this outcome does not weaken NST’s litigation credibility and may embolden further assertions against Lenovo’s competitors.
View § 285 case precedents →In-house IP teams at semiconductor and computing companies should immediately add NST’s six asserted patents to their watch lists and set alerts for any continuation filings, licensing demands, or new complaints that signal the next enforcement wave.
Monitor NST patent family →The confidential settlement likely established a licensing benchmark — engage patent valuation and licensing specialists to estimate royalty rates before NST approaches your organization, ensuring you negotiate from an informed position.
Analyze NoC patent licensing trends →Product teams integrating multi-core or NoC-based chipsets should commission an FTO analysis against US7594052B2, US8072893B2, US7373449B2, US7366818B2, US7769893B2, and US8086800B2 to identify design-around opportunities before next-generation silicon is taped out.
Run FTO search on NoC patents →If your hardware products incorporate third-party SoC IP blocks or licensed NoC interconnect IP, verify that your supplier agreements include indemnification for patent infringement claims covering on-chip communication and transaction protocols of the type asserted by NST.
Explore chip IP indemnification strategies →Frequently Asked Questions
NST asserted six U.S. patents in this case: US7594052B2, US8072893B2, US7373449B2, US7366818B2, US7769893B2, and US8086800B2. These patents collectively cover network-on-chip (NoC) integrated circuit architectures, including apparatus and methods for on-chip data communication, burst-length buffering optimization, transaction establishment, communication service mapping, and IC design methodologies. The patents relate to foundational NoC technologies embedded in modern multi-core processors and system-on-chip designs.
The case was dismissed without prejudice pursuant to a joint motion (Dkt. No. 44) after the parties notified the court that they had resolved all claims and counterclaims — strongly indicative of a confidential settlement or licensing agreement. Dismissal without prejudice means NST retains the full legal right to reassert any or all six patents against Lenovo or other defendants in future proceedings. Critically, no invalidity or non-infringement findings were made, leaving the patents legally intact and available for continued enforcement.
The Eastern District of Texas is the most patent-plaintiff-favorable federal venue in the United States, known for its efficient case management, patent-experienced juries, and local patent rules that impose strict early disclosure obligations. Chief Judge Rodney Gilstrap handles more patent cases than any other U.S. federal judge, giving him deep familiarity with complex patent litigation dynamics. NST’s choice of this venue signals a deliberate enforcement strategy designed to maximize settlement leverage, and future NST assertions will likely target the same court.
Ready to Strengthen Your Patent Strategy?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
PatSnap IP Intelligence Team
Patent Research & Competitive Intelligence · PatSnap
This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.
The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.
References
- U.S. District Court, Eastern District of Texas — Case No. 2:23-cv-00167 PACER Docket
- USPTO Patent — US7594052B2: Apparatus and method for communicating in an integrated circuit
- USPTO Patent — US8086800B2: Integrated circuit with data communication network and IC design method
- USPTO Patent — US7373449B2: Integrated circuit and method for establishing transactions
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your semiconductor Product?
Don’t wait for litigation. Check your product’s freedom to operate now with AI-powered analysis.
Run FTO for My Product