NXP v. Bell Semiconductor (23-1264): Federal Circuit Affirms Unpatentability
NXP appealed an invalidity ruling covering two patents on parasitic capacitance avoidance in integrated circuit packages. The Federal Circuit affirmed the unpatentability finding on both patents in December 2024, after 716 days of appellate proceedings. The ruling extinguishes NXP’s IP protection in this device and method claim space.
Federal Circuit closes NXP’s appeal on two IC packaging patents
NXP filed its Federal Circuit appeal on 20 December 2022, challenging a lower-tribunal finding that US8288269B2 — covering a device for avoiding parasitic capacitance in an integrated circuit package — and US8049340B2 — covering methods for the same purpose — were unpatentable. Bell Semiconductor, LLC was the respondent, having prevailed at the prior proceeding on invalidity or cancellation grounds consistent with the Verdict Cause of patentability.
On 5 December 2024 the Federal Circuit issued an affirmance, confirming that the lower tribunal’s unpatentability determination contained no reversible error. For NXP, the affirmance means both patents are extinguished as enforceable IP assets. Bell Semiconductor retains freedom to operate in this technology space without risk of infringement exposure under either patent.
The 716-day appellate timeline suggests the Federal Circuit engaged substantively with the technical and legal arguments before reaching its conclusion. The public record does not disclose the precise claim limitations found unpatentable, the prior art references relied upon, or whether NXP exhausted further review options such as en banc petition. The outcome is consistent with the Federal Circuit’s historically high affirmance rate in PTAB-originated unpatentability appeals.
Filing to Unpatentable in 716 days
716 days — above median duration for Federal Circuit patent appeals
Federal Circuit affirms: what the ruling means for both parties
Affirmance means the lower decision stands in full
When the Federal Circuit affirms, it has reviewed the record and found no reversible error — legal or factual — in the tribunal below. The prior unpatentability determination is now final at this appellate level. NXP cannot re-litigate the same claims in district court; the patents are cancelled or invalidated as a matter of law. Further review would require a petition for certiorari to the Supreme Court, which is rarely granted.
No reversible error foundNXP loses enforceable rights to both IC packaging patents
Affirmance extinguishes NXP’s ability to assert US8288269B2 and US8049340B2 against any party. Any pending licensing discussions premised on these patents lose their leverage. NXP’s broader IC packaging portfolio may face increased scrutiny from competitors emboldened by the ruling. The company cannot seek damages or injunctions under these specific patents going forward.
Patent rights extinguishedBell Semiconductor achieves full FTO in this claim space
Bell Semiconductor’s affirmance means it — and the broader industry — faces no infringement risk from the two NXP patents. The ruling removes a litigation threat that may have constrained product development or licensing negotiations. Other IC package designers working with parasitic capacitance mitigation structures can now point to the cancelled patents as cleared prior art, raising the bar for any successor patent attempt in this space.
Freedom to operate confirmedStrengthened design freedom for IC packaging engineers
With both patents cancelled, device and method claims covering parasitic capacitance avoidance in IC packages are no longer enforceable. Competitors and foundries operating in this space gain freedom to implement comparable techniques without licensing exposure. The ruling also signals the Federal Circuit’s willingness to sustain unpatentability findings in semiconductor packaging — a relevant data point for parties weighing IPR or PGR petition strategies against similar NXP patents.
Sector design freedom expandsFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | NXP | Individual | Semiconductor IP holder — owner of US8288269B2 and US8049340B2 on IC packagingSearch in Eureka ↗ |
| Defendant | Bell Semiconductor, LLC | Company | Bell Semiconductor, LLC — semiconductor IP company that prevailed on unpatentability belowSearch in Eureka ↗ |
| Plaintiff counsel | Truman Fenton | Attorney | Counsel for NXPSearch in Eureka ↗ |
| Plaintiff law firm | Slayden Grubert Beard PLLC | Law Firm | Representing NXPSearch in Eureka ↗ |
| Defendant counsel | Hong Annita Zhong | Attorney | Counsel for Bell Semiconductor, LLCSearch in Eureka ↗ |
| Defendant law firm | Irell & Manella, LLP | Law Firm | Representing Bell Semiconductor, LLCSearch in Eureka ↗ |
| Presiding judge | Judge N/A | Judge | Court of Appeals for the Federal CircuitSearch in Eureka ↗ |
Official order — verbatim text
The Federal Circuit’s single-word disposition — ‘AFFIRMED’ — carries significant legal weight. At the appellate level, affirmance signals the court found the unpatentability determination supported by substantial evidence and free from legal error. The court applied deferential review to factual findings (e.g., anticipation or obviousness) and de novo review to claim construction. Both standards having been satisfied, NXP’s US8288269B2 and US8049340B2 are permanently unenforceable. No remand was ordered, leaving no path for rehabilitation of these specific claims.
US8288269B2 & US8049340B2 — Parasitic Capacitance Avoidance in IC Packages
US8288269B2 (application US13/252632) covers a device architecture designed to mitigate parasitic capacitance within an integrated circuit package — a long-standing signal integrity challenge in high-speed and high-density IC design. US8049340B2 (application US11/277188) claims the corresponding method-side protection. Together, the two patents represented NXP’s attempt to protect both the structural implementation and the process of achieving reduced parasitic capacitance, a pairing typical of comprehensive IP strategies in the semiconductor packaging domain.
Parasitic capacitance management is commercially critical in RF, mixed-signal, and high-speed digital ICs where unwanted capacitive coupling degrades performance. Patents in this space attract attention from foundries, packaging specialists, and fabless semiconductor companies alike. The Federal Circuit’s affirmance of unpatentability removes NXP’s enforcement leverage in this technical area and signals that the claimed innovations did not sufficiently distinguish from prior art — a finding that may inform how competitors draft future claims covering parasitic capacitance mitigation techniques.
Should you run an FTO against US8288269B2 and US8049340B2?
R&D teams designing IC packages that incorporate parasitic capacitance avoidance structures or methods should note that both NXP patents are now cancelled following Federal Circuit affirmance. In principle, these specific patents no longer pose an infringement risk. However, NXP may hold related continuation, divisional, or continuation-in-part patents with overlapping claims that remain active. Any FTO exercise in the IC packaging parasitic capacitance space should map NXP’s full patent family before concluding clearance.
PatSnap Eureka’s FTO Search Agent can rapidly identify all patents sharing priority lineage with US8288269B2 and US8049340B2, flag active related applications, and surface the prior art cited in the unpatentability proceedings. This allows product and IP teams to confirm true clearance in this technology space and identify any residual NXP coverage that survived the Bell Semiconductor challenge — before committing to product architecture decisions.
Run a freedom-to-operate analysis on US8288269B2 to assess your product’s exposure
Run FTO in Eureka →Similar Federal Circuit appeals on IC packaging patent unpatentability
Cases before the Federal Circuit affirming unpatentability of semiconductor IC packaging patents — directly comparable to NXP v. Bell Semiconductor, 23-1264.
What this case signals for the semiconductor IC packaging IP landscape
The Federal Circuit’s affirmance reshapes the enforceability calculus for parasitic capacitance IP and sets a precedent relevant to IC package patent strategies.
Cancelled patents raise the prior art floor in IC packaging
US8288269B2 and US8049340B2, now unpatentable, effectively become part of the prior art landscape. Anyone filing successor applications in parasitic capacitance avoidance must distinguish over the subject matter of these cancelled claims, making it harder to obtain broad protection in the same technical space.
Bell Semiconductor’s IPR strategy sets a template for challengers
Bell Semiconductor’s ability to sustain an unpatentability finding through Federal Circuit review suggests its prior art and claim construction arguments were robust. Competitors facing NXP assertions in adjacent IC packaging technologies may study Bell’s approach as a blueprint for post-grant challenge strategies.
NXP v Bell — key questions answered
The Federal Circuit affirmed the lower tribunal’s finding that US8288269B2 and US8049340B2 — NXP’s patents covering device and method approaches to avoiding parasitic capacitance in IC packages — were unpatentable. The affirmance, issued 5 December 2024, is final at the Federal Circuit level.
US8288269B2 (app. US13/252632) covers a device for avoiding parasitic capacitance in an integrated circuit package. US8049340B2 (app. US11/277188) covers corresponding methods. Together they addressed a signal integrity challenge relevant to RF, mixed-signal, and high-speed digital IC design.
Affirmance extinguishes NXP’s ability to assert US8288269B2 and US8049340B2 against any party. Both patents are unpatentable as a matter of law following the Federal Circuit’s ruling. NXP cannot seek damages or injunctions under these specific patents, and the ruling cannot be relitigated at district court level.
The cancellation of both NXP patents clears a potential infringement risk for IC package designers working with parasitic capacitance mitigation. However, NXP may hold related continuation or divisional patents in the same family. A full FTO analysis mapping NXP’s broader IC packaging portfolio is advisable before relying solely on this ruling for clearance.
The appeal ran for 716 days from filing on 20 December 2022 to decision on 5 December 2024. This is above the median timeline for Federal Circuit patent appeals, suggesting substantive engagement with the technical record. The duration may reflect detailed claim construction analysis or briefing complexity associated with the semiconductor packaging technology at issue.
PatSnap Eureka searches patents and litigation data to answer instantly.