pSemi Corp. vs. Cirrus Logic: Dismissed With Prejudice in Semiconductor Patent Dispute
What would you like to do next?
Choose your path based on your current needs:
Learn from this case
Understand the legal analysis, timeline, and key takeaways for semiconductor IP.
RecommendedCheck my product’s risk
Run FTO analysis for your own semiconductor technology or product.
Explore patent landscape
View related patents and competitive intelligence in semiconductor IP.
📋 Case Summary
| Case Name | pSemi Corp. v. Cirrus Logic, Inc. |
| Case Number | 1:25-cv-00415 (D. Del.) |
| Court | United States District Court for the District of Delaware |
| Duration | Apr 2025 – Feb 2026 307 days |
| Outcome | Dismissed With Prejudice |
| Patents at Issue | |
| Accused Products | Cirrus Logic LN8411 Product Line |
Case Overview
In a case that underscores the high-stakes nature of semiconductor intellectual property disputes, pSemi Corp.’s patent infringement action against Cirrus Logic, Inc. concluded with a stipulated dismissal with prejudice on February 3, 2026—just 307 days after filing. Case No. 1:25-cv-00415, heard before Judge Gregory B. Williams in the United States District Court for the District of Delaware, involved three U.S. semiconductor patents and targeted Cirrus Logic’s LN8411 product line.
The outcome—a mutual dismissal with each party bearing its own attorneys’ fees and costs—offers no public admission of liability or wrongdoing by either side. Yet the resolution carries meaningful implications for semiconductor patent litigation strategy, freedom-to-operate (FTO) analysis, and the evolving dynamics between fabless semiconductor IP holders and integrated circuit developers. For patent attorneys, IP professionals, and R&D teams operating in the power management and analog semiconductor space, this case provides a valuable data point on assertion strategy, venue selection, and negotiated resolution timelines.
The Parties
⚖️ Plaintiff
A wholly owned subsidiary of Murata Manufacturing Co., Ltd., specializing in RF and power management integrated circuits with a robust patent portfolio.
🛡️ Defendant
A fabless semiconductor company known for high-precision analog and mixed-signal integrated circuits, serving audio, power conversion, and consumer electronics markets.
Patents at Issue
This litigation involved three recently issued U.S. patents in the semiconductor technology domain. Their high publication numbers indicate issuance within the 2024–2025 timeframe, reflecting pSemi’s active prosecution strategy in rapidly evolving semiconductor design areas.
- • US12212232B2 — Semiconductor architecture for power management ICs
- • US12143010B2 — High-efficiency power conversion methodologies
- • US12113438B2 — Integrated circuit design for analog and mixed-signal applications
Developing a new power management IC?
Check if your semiconductor design might infringe these or related patents before launch.
The Verdict & Legal Analysis
Outcome
The case was resolved via stipulated dismissal with prejudice, jointly submitted by counsel from Quinn Emanuel and Morris Nichols. The order states: “All claims asserted in this case shall be dismissed with prejudice, with each party to bear its own attorneys’ fees, expenses, and costs.” No damages award, injunctive relief, or licensing terms were publicly disclosed. The “with prejudice” designation means pSemi cannot re-file the same claims against Cirrus Logic based on the same patents and same accused conduct.
Key Legal Issues
The case was initiated as a standard patent infringement action. Because the matter resolved by stipulation before trial or dispositive motion rulings, no judicial findings on infringement, validity, claim construction, or damages were issued. This means the case sets no binding legal precedent. The absence of a licensing disclosure, combined with each party bearing its own costs, suggests a confidential resolution, such as a cross-license, a design-around by Cirrus Logic, or a commercial negotiation.
Strategic Takeaways
This case reveals important insights into assertion strategy and resolution dynamics for recently issued semiconductor patents. The filing of suit based on patents issued within 12–18 months of the application’s progression through prosecution represents an increasingly common “fast-assertion” strategy, leveraging newly granted claims against concurrent competitive products.
For patent holders, asserting recently issued patents with claim mapping tied to specific competitor schematics demonstrates thorough pre-litigation preparation. For accused infringers, retaining experienced patent defense counsel early positions them favorably for both litigation and negotiation. The mutual cost-bearing structure suggests neither party achieved a clearly superior public outcome, reflecting balanced litigation posture.
Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in semiconductor design. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this semiconductor litigation.
- View all 80+ related patents in the power management IC space
- See which companies are most active in semiconductor patents
- Understand claim construction patterns in analog/mixed-signal ICs
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own semiconductor technology or product.
- Input your product description or technical features
- AI identifies potentially blocking patents (including recent issues)
- Get actionable risk assessment report
High Risk Area
Power management ICs & analog circuits
80+ Related Patents
In power management IC space
Design-Around Options
Available for most claims
✅ Key Takeaways
Stipulated dismissals with prejudice in Delaware semiconductor cases frequently reflect confidential licensing resolutions—monitor subsequent SEC filings.
Search related case law →The absence of claim construction or invalidity rulings limits precedential value but preserves both parties’ IP positions for future assertions.
Explore precedents →Annotated schematics as litigation exhibits confirm that product-level technical detail is central to infringement mapping—maintain rigorous design documentation.
Start FTO analysis for my product →Conduct FTO analyses against pending patent applications, not only issued patents, especially from portfolio-intensive companies like pSemi/Murata.
Try AI patent drafting →Frequently Asked Questions
Three U.S. patents were asserted: US12212232B2, US12143010B2, and US12113438B2, all in the semiconductor technology domain, specifically relating to power management integrated circuits.
The case was dismissed with prejudice by stipulation on February 3, 2026, with each party bearing its own fees and costs. No damages or injunctive relief were publicly awarded, suggesting a confidential settlement or strategic withdrawal.
It reinforces that recently issued, claim-mapped semiconductor patents can generate swift resolutions—whether through licensing or strategic withdrawal—without requiring full trial proceedings. It highlights the importance of fast-assertion strategies for patent holders.
R&D teams in the semiconductor industry should maintain rigorous design documentation and conduct Freedom-to-Operate (FTO) analyses not only against issued patents but also against pending applications, especially from portfolio-intensive companies.
Ready to Strengthen Your Patent Strategy in Semiconductors?
Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.
PatSnap IP Intelligence Team
Patent Research & Competitive Intelligence · PatSnap
This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.
The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.
References
- United States District Court for the District of Delaware — Case 1:25-cv-00415 (via PACER)
- U.S. Patent and Trademark Office — Patent Center
- PACER Case Locator
- Cornell Legal Information Institute
- PatSnap — IP Intelligence Solutions for Law Firms
This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.
📑 Table of Contents
🚀 PatSnap Eureka IP Tools
🔍Novelty Search
Find prior art instantly
Patent Drafting
AI-assisted claim writing
FTO Analysis
Assess infringement risk
Concerned About Your Semiconductor Product?
Don’t wait for litigation. Check your product’s freedom to operate now with AI-powered analysis.
Run FTO for My Product