Qualcomm v. Apple: Federal Circuit Reverses Patent Invalidity Ruling on Power Detection Technology
What would you like to do next?
Choose your path based on your current needs:
📋 Case Summary
| Case Name | Qualcomm, Inc. v. Apple, Inc. |
| Case Number | 23-1209 (Fed. Cir.) |
| Court | Federal Circuit, Appeal from Lower Tribunal |
| Duration | Dec 2022 – Apr 2025 2 years 4 months (870 days) |
| Outcome | Plaintiff Win – Patent Validity Affirmed |
| Patents at Issue | |
| Accused Products | Multiple supply-voltage power-up/down detectors in Apple’s products |
Case Overview
The Parties
⚖️ Plaintiff
San Diego-based semiconductor and telecommunications technology company with one of the world’s largest patent portfolios in wireless communications, baseband processing, and power management ICs.
🛡️ Defendant
Cupertino-based technology company designing its own silicon (A-series, M-series chips) and seeking to reduce dependency on Qualcomm’s modem and baseband technology.
Patents at Issue
This dispute centered on **U.S. Patent No. 8,063,674 B2** covering multiple supply-voltage power-up/down detector technology, a foundational circuit design area with broad implications for mobile chip architecture:
- • US 8,063,674 B2 — Multiple supply-voltage power-up/down detectors
Designing power management circuitry?
Check if your multi-rail voltage detection design might infringe this or related patents.
The Verdict & Legal Analysis
Outcome
The Federal Circuit issued a **reversal** of the lower tribunal’s invalidity/cancellation determination. This means that Qualcomm’s U.S. Patent No. 8,063,674 B2 was found **not invalid** on the grounds challenged by Apple.
Key Legal Issues
The Federal Circuit’s reversal signals that the appellate panel found legal error in how the lower tribunal assessed the patent’s validity. In invalidity proceedings, the challenging party bears a significant burden of proof. A reversal typically indicates incorrect claim construction, insufficient prior art to meet the invalidity standard, or legal error in applying patentability doctrine.
Drafting a circuit patent?
Learn from this case. Use AI to draft stronger claims that can withstand invalidity challenges.
Power Your Patent Strategy with Eureka IP
From novelty searches to patent drafting, Eureka’s AI-powered tools help you navigate the patent landscape with confidence.
⚠️ Freedom to Operate (FTO) Analysis
This case highlights critical IP risks in power management circuit design. Choose your next step:
📋 Understand This Case’s Impact
Learn about the specific risks and implications from this litigation.
- View the ‘674 patent and its prosecution history
- See key claim construction issues from the appeal
- Understand Federal Circuit’s reasoning for reversal
🔍 Check My Product’s Risk
Run a comprehensive FTO analysis for your own technology or product.
- Input your circuit design or technical features
- AI identifies potentially blocking patents
- Get actionable risk assessment report
High Risk Area
Multi-rail power-up/down detectors
1 Key Patent
In power management ICs
Design-Around Options
Potentially available for certain claims
✅ Key Takeaways
For Patent Attorneys & Litigators
Federal Circuit reversals underscore the importance of robust invalidity challenge evidence and precise claim construction at all stages.
Search related case law →Issued patents, especially those covering foundational circuit architectures, retain a strong presumption of validity that challengers must overcome.
Explore precedents →For IP Professionals & R&D Teams
R&D teams must prioritize Freedom to Operate (FTO) analysis for multi-rail voltage detection topologies before tape-out.
Start FTO analysis for my product →Invest in high-quality prosecution records for foundational circuit patents to bolster their validity against future challenges.
Try AI patent drafting →Ready to Strengthen Your Patent Strategy?
Join thousands of IP professionals using Eureka to conduct prior art searches, draft patents, and analyze competitive landscapes.