Book a demo

Cut patent&paper research from weeks to hours with PatSnap Eureka AI!

Try now
Realtek Semiconductor v. Future Link Systems — Federal Circuit Appeal | PatSnap
Explore in Eureka
Case ID23-1056
FiledOct 2022
ClosedSep 2025
Patent Litigation

Realtek Semiconductor v. Future Link Systems: Federal Circuit Splits Decision on Chip IP

Future Link Systems asserted two semiconductor patents against Realtek’s RTD-series chips. After 1,055 days, the Federal Circuit issued a mixed ruling — vacating part of the lower decision, affirming part, and remanding — a split outcome that leaves key issues unresolved for both parties.

Resolution time
1055days
1,055 days — above average for Federal Circuit patent appeals
Patents asserted
2
US8099614B2 and US7685439B2 — two semiconductor chip patents asserted
Outcome
Appeal Dismissed in Part
Federal Circuit nullified part of the lower ruling; remaining issues remanded for further proceedings
Cost ruling
Costs Pending
Cost allocation not determined at this appellate stage; remand proceedings may resolve
Published by PatSnap Insights Team · Verified by PatSnap Eureka Data
Case overview

Federal Circuit delivers split verdict on RTD chip infringement claims

Realtek Semiconductor Corp. appealed before the United States Court of Appeals for the Federal Circuit (Case No. 23-1056) in a patent infringement dispute initiated by Future Link Systems, LLC. Future Link asserted US8099614B2 and US7685439B2 against several of Realtek’s RTD-series application processors, including the RTD1395, RTD1295, RTD1296, RTD1315, RTD1319, and RTD1619 chips — a product line spanning set-top box and multimedia SoC applications.

The Federal Circuit issued a nuanced disposition on 9 September 2025: it vacated in part the lower decision, affirmed in part, and remanded the case for further proceedings. Part of the appeal was also dismissed. This mixed outcome means neither party achieved a clean victory — Realtek successfully challenged at least one aspect of the prior ruling, but Future Link’s position on at least one claim or issue survived appellate scrutiny intact.

The 1,055-day duration from filing to close is consistent with complex multi-patent Federal Circuit appeals involving semiconductor claim construction disputes. The partial remand suggests the lower tribunal will need to revisit specific findings, making the ultimate commercial resolution uncertain. What drove the partial vacatur — whether claim construction, damages methodology, or procedural grounds — is not fully determinable from the public docket alone.

Case at a glance
Case no.23-1056
CourtCourt of Appeals for the Federal Circuit
JudgeN/A
FiledOctober 20, 2022
ClosedSeptember 9, 2025
Duration1055 days
OutcomeAppeal Dismissed in Part
Verdict causeInfringement Action
BasisAppeal Dismissed in Part
Prior Art Intelligence
See what prior art exists on this patent.
Eureka scans millions of patents and papers to surface prior art that may have invalidated these claims before costly litigation begins.
Check Prior Art
Case data sourced from PACER / Court of Appeals for the Federal Circuit via PatSnap Eureka Litigation Intelligence Explore similar cases ↗
Case timeline

Filing to Appeal Dismissed in Part in 1055 days

1,055 days — above average for Federal Circuit patent appeals

Case timeline: Appeal filed OCT 20 2022, MAR–APR — 1055 days total Horizontal timeline showing the three key events in Realtek Semiconductor, Corp. v Future Link Systems, LLC from filing to resolution. Source: PACER, Court of Appeals for the Federal Circuit. OCT 20 2022 Appeal filed Pre-trial proceedings SEP 9 2025 Appeal Dismissed in Part 1055 DAYS TOTAL
Court ruling

Federal Circuit vacates in part: what the mixed ruling means for both parties

Legal mechanism

Vacated-in-part means the lower decision is partially nullified

When the Federal Circuit vacates part of a lower court or PTAB decision, it nullifies that portion as if it had not been entered — neither party can rely on it. The affirmed portion, however, carries full legal force. A remand directs the lower tribunal to re-examine specific issues under potentially revised guidance, meaning the litigation is not over where vacatur applied.

Partial nullification + remand
Patent holder outcome

Future Link retains partial win but faces renewed proceedings

The affirmed-in-part outcome means Future Link Systems preserved at least one favourable finding from the lower decision — providing continued enforceability on that aspect. However, the partial vacatur removes a portion of what Future Link had won, and the remand reintroduces uncertainty. Future Link must re-litigate or re-argue the vacated issues before the originating tribunal, which carries both cost and outcome risk.

Partial enforceability preserved
Challenger outcome

Realtek secures partial reversal but remains exposed on affirmed claims

Realtek’s appeal succeeded in part — the vacatur of a portion of the lower ruling represents a meaningful procedural win, removing at least one adverse finding. On the affirmed portion, however, Realtek’s position from the lower proceeding stands, maintaining its exposure on those specific claims or issues. The remand gives Realtek a further opportunity to argue the vacated matters on fresh grounds.

Partial win; remand exposure remains
Commercial implications

RTD-series chip makers face continued IP uncertainty pending remand

For semiconductor companies designing around or supplying RTD-series compatible SoC architectures, the partial vacatur and remand means the enforceability envelope of US8099614B2 and US7685439B2 is not yet fully settled. Companies integrating similar multimedia processor architectures should monitor the remand proceedings closely, as the final scope of infringement and damages may still shift materially.

Watch remand proceedings
Legal analysis based on PACER docket records for case 23-1056 and PatSnap Eureka litigation intelligence Search PatSnap Eureka ↗
Parties and representation

Full party and counsel information

RoleNameTypeDetail
PlaintiffRealtek Semiconductor, Corp.CompanySemiconductor manufacturer — appellant challenging infringement findings on RTD-series SoC chipsSearch in Eureka ↗
DefendantFuture Link Systems, LLCCompanyFuture Link Systems, LLC — patent assertion entity holding US8099614B2 and US7685439B2Search in Eureka ↗
Plaintiff counselMichael MurrayAttorneyCounsel for Realtek Semiconductor, Corp.Search in Eureka ↗
Plaintiff counselRudolph KimAttorneyCounsel for Realtek Semiconductor, Corp.Search in Eureka ↗
Plaintiff law firmPaul Hastings, LLPLaw FirmRepresenting Realtek Semiconductor, Corp.Search in Eureka ↗
Defendant counselAndrew D. WeissAttorneyCounsel for Future Link Systems, LLCSearch in Eureka ↗
Defendant counselBrian David LedahlAttorneyCounsel for Future Link Systems, LLCSearch in Eureka ↗
Defendant counselReza MirzaieAttorneyCounsel for Future Link Systems, LLCSearch in Eureka ↗
Defendant law firmRuss August & Kabat LLPLaw FirmRepresenting Future Link Systems, LLCSearch in Eureka ↗
Presiding judgeJudge N/AJudgeCourt of Appeals for the Federal CircuitSearch in Eureka ↗
Official verdict

Official order — verbatim text

“VACATED-IN-PART, AFFIRMED-IN-PART, AND REMANDED”
Source: PACER Docket, Case 23-1056, Court of Appeals for the Federal Circuit

The Federal Circuit’s disposition — ‘VACATED-IN-PART, AFFIRMED-IN-PART, AND REMANDED’ — reflects a de novo review of legal questions such as claim construction, alongside deference to factual findings under the clear-error standard. The split outcome suggests the panel found reversible legal error in one or more discrete rulings below, while concluding the record otherwise supported the lower tribunal’s remaining determinations. The remand instruction directs further proceedings consistent with the appellate guidance, leaving the final damages and infringement picture unresolved.

PACER case 23-1056 · Public docket record Explore in Eureka ↗
Patent at issue

US8099614B2 & US7685439B2 — semiconductor processor power and data management

Publication No.US8099614B2
Application No.US12/066113
Patent details
Productsemiconductor processor power management and data handling architecture
Cited in actionOctober 20, 2022

Publication No.US7685439B2
Application No.US10/514850
Patent details
Productsemiconductor chip data interface and communication protocol technology
Cited in actionOctober 20, 2022

US8099614B2 (application no. US12/066113) and US7685439B2 (application no. US10/514850) are utility patents in the semiconductor and digital processor domain. Both are asserted against Realtek’s RTD-series system-on-chip products — a product family deployed extensively in consumer multimedia and set-top box applications. The patents’ application dates suggest they were developed during an era of rapid SoC integration growth, and their current ownership by Future Link Systems is consistent with patent portfolio acquisition strategies common among assertion entities.

For semiconductor IP strategists, the survival of at least part of both patents through Federal Circuit review elevates their enforceability signal. Companies developing RTD-compatible or functionally adjacent SoC architectures — particularly in the multimedia processing, power management, or data interface sub-domains — should treat these patents as active enforcement risk. Future Link’s willingness to litigate to the Federal Circuit level, and to partially succeed, suggests a well-resourced assertion strategy that is unlikely to be abandoned after remand.

Patent data sourced from USPTO via PatSnap Eureka patent database Search patent records in Eureka ↗
Freedom to operate

Should you run an FTO against US8099614B2 and US7685439B2?

Any R&D team developing SoC chips for multimedia, set-top box, or embedded processor applications should consider these two patents as live FTO targets. The Federal Circuit’s partial affirmance means at least some claims have been scrutinised and survived — a stronger enforceability signal than patents that have never faced appellate review. Teams designing around Realtek’s RTD product family, or building competing architectures, face elevated risk until the remand concludes and claim scope is finally settled.

PatSnap Eureka’s FTO Search Agent can map the claim scope of US8099614B2 and US7685439B2 against your specific chip architecture, flag overlapping claim elements, and surface prior art that may support design-around strategies or IPR petitions. With the remand still pending, running an FTO now — before the lower tribunal issues its revised findings — positions your team to respond rapidly to any claim scope adjustments that emerge from the re-examination.

PatSnap Eureka FTO Search

Run a freedom-to-operate analysis on US8099614B2 to assess your product’s exposure

Run FTO in Eureka →
Related litigation

Similar Federal Circuit semiconductor patent infringement appeals

Federal Circuit appeals involving SoC chip infringement and patent assertion entities — cases most relevant to the Realtek v. Future Link dispute and its RTD-series technology.

🔍
Access 40+ similar cases in PatSnap Eureka
Realtek Semiconductor, Corp. patent enforcement history, Court of Appeals for the Federal Circuit case history, Realtek Semiconductor, Corp.’s full IP portfolio, and comparable case analysis
PAE chip appeals, Fed. CircuitRTD-series SoC prior art casesPartial vacatur remand outcomesFuture Link Systems litigation history
Unlock similar cases in Eureka →
Strategic implications

What this case signals for the semiconductor IP landscape

Mixed Federal Circuit outcomes on multi-chip infringement claims are increasingly common. Here is what this case means for IP strategy.

Partial vacatur at the Federal Circuit resets damages exposure on remand

When the Federal Circuit vacates only part of a decision, the damages question for the vacated portion returns to square one. Semiconductor defendants facing multi-patent assertions should disaggregate their damages posture by patent and claim group early — a partial win at appeal may still reduce financial exposure substantially.

RTD-series SoC architecture remains under active IP scrutiny

Two semiconductor patents — US8099614B2 and US7685439B2 — have now survived at least partial Federal Circuit review. Companies designing compatible or competing chips to the RTD1295, RTD1395, and related devices should treat these patents as active risk vectors until the remand is finally resolved.

🔒
Full strategic analysis in PatSnap Eureka
Unlock gated analysis on PAE enforcement strategy and semiconductor claim construction risk at the Federal Circuit level.
PAE settlement leverageClaim construction risk mapRemand cost modelling
Unlock full analysis →
Analysis powered by PatSnap Eureka Litigation Intelligence Explore in Eureka ↗
Frequently asked questions

Realtek v Future — key questions answered

Still have questions? PatSnap Eureka can answer them instantly from patent and litigation data. Ask Eureka ↗
PatSnap Eureka

Monitor semiconductor patent risk before the remand concludes

With the Realtek v. Future Link remand still live, claim scope for US8099614B2 and US7685439B2 may shift. Run an FTO or set up enforcement monitoring now to stay ahead of any revised findings.

Ask anything about this case.
PatSnap Eureka searches patents and litigation data to answer instantly.
Powered by PatSnap Eureka
Link copied to clipboard

Related Litigation Cases

Help us improve this page

Found incorrect or outdated information? Let us know and we'll get it fixed.