Realtek Semiconductor v. Future Link Systems: Federal Circuit Splits Decision on Chip IP
Future Link Systems asserted two semiconductor patents against Realtek’s RTD-series chips. After 1,055 days, the Federal Circuit issued a mixed ruling — vacating part of the lower decision, affirming part, and remanding — a split outcome that leaves key issues unresolved for both parties.
Federal Circuit delivers split verdict on RTD chip infringement claims
Realtek Semiconductor Corp. appealed before the United States Court of Appeals for the Federal Circuit (Case No. 23-1056) in a patent infringement dispute initiated by Future Link Systems, LLC. Future Link asserted US8099614B2 and US7685439B2 against several of Realtek’s RTD-series application processors, including the RTD1395, RTD1295, RTD1296, RTD1315, RTD1319, and RTD1619 chips — a product line spanning set-top box and multimedia SoC applications.
The Federal Circuit issued a nuanced disposition on 9 September 2025: it vacated in part the lower decision, affirmed in part, and remanded the case for further proceedings. Part of the appeal was also dismissed. This mixed outcome means neither party achieved a clean victory — Realtek successfully challenged at least one aspect of the prior ruling, but Future Link’s position on at least one claim or issue survived appellate scrutiny intact.
The 1,055-day duration from filing to close is consistent with complex multi-patent Federal Circuit appeals involving semiconductor claim construction disputes. The partial remand suggests the lower tribunal will need to revisit specific findings, making the ultimate commercial resolution uncertain. What drove the partial vacatur — whether claim construction, damages methodology, or procedural grounds — is not fully determinable from the public docket alone.
Filing to Appeal Dismissed in Part in 1055 days
1,055 days — above average for Federal Circuit patent appeals
Federal Circuit vacates in part: what the mixed ruling means for both parties
Vacated-in-part means the lower decision is partially nullified
When the Federal Circuit vacates part of a lower court or PTAB decision, it nullifies that portion as if it had not been entered — neither party can rely on it. The affirmed portion, however, carries full legal force. A remand directs the lower tribunal to re-examine specific issues under potentially revised guidance, meaning the litigation is not over where vacatur applied.
Partial nullification + remandFuture Link retains partial win but faces renewed proceedings
The affirmed-in-part outcome means Future Link Systems preserved at least one favourable finding from the lower decision — providing continued enforceability on that aspect. However, the partial vacatur removes a portion of what Future Link had won, and the remand reintroduces uncertainty. Future Link must re-litigate or re-argue the vacated issues before the originating tribunal, which carries both cost and outcome risk.
Partial enforceability preservedRealtek secures partial reversal but remains exposed on affirmed claims
Realtek’s appeal succeeded in part — the vacatur of a portion of the lower ruling represents a meaningful procedural win, removing at least one adverse finding. On the affirmed portion, however, Realtek’s position from the lower proceeding stands, maintaining its exposure on those specific claims or issues. The remand gives Realtek a further opportunity to argue the vacated matters on fresh grounds.
Partial win; remand exposure remainsRTD-series chip makers face continued IP uncertainty pending remand
For semiconductor companies designing around or supplying RTD-series compatible SoC architectures, the partial vacatur and remand means the enforceability envelope of US8099614B2 and US7685439B2 is not yet fully settled. Companies integrating similar multimedia processor architectures should monitor the remand proceedings closely, as the final scope of infringement and damages may still shift materially.
Watch remand proceedingsFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Realtek Semiconductor, Corp. | Company | Semiconductor manufacturer — appellant challenging infringement findings on RTD-series SoC chipsSearch in Eureka ↗ |
| Defendant | Future Link Systems, LLC | Company | Future Link Systems, LLC — patent assertion entity holding US8099614B2 and US7685439B2Search in Eureka ↗ |
| Plaintiff counsel | Michael Murray | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff counsel | Rudolph Kim | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff law firm | Paul Hastings, LLP | Law Firm | Representing Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Defendant counsel | Andrew D. Weiss | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant counsel | Brian David Ledahl | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant counsel | Reza Mirzaie | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant law firm | Russ August & Kabat LLP | Law Firm | Representing Future Link Systems, LLCSearch in Eureka ↗ |
| Presiding judge | Judge N/A | Judge | Court of Appeals for the Federal CircuitSearch in Eureka ↗ |
Official order — verbatim text
The Federal Circuit’s disposition — ‘VACATED-IN-PART, AFFIRMED-IN-PART, AND REMANDED’ — reflects a de novo review of legal questions such as claim construction, alongside deference to factual findings under the clear-error standard. The split outcome suggests the panel found reversible legal error in one or more discrete rulings below, while concluding the record otherwise supported the lower tribunal’s remaining determinations. The remand instruction directs further proceedings consistent with the appellate guidance, leaving the final damages and infringement picture unresolved.
US8099614B2 & US7685439B2 — semiconductor processor power and data management
US8099614B2 (application no. US12/066113) and US7685439B2 (application no. US10/514850) are utility patents in the semiconductor and digital processor domain. Both are asserted against Realtek’s RTD-series system-on-chip products — a product family deployed extensively in consumer multimedia and set-top box applications. The patents’ application dates suggest they were developed during an era of rapid SoC integration growth, and their current ownership by Future Link Systems is consistent with patent portfolio acquisition strategies common among assertion entities.
For semiconductor IP strategists, the survival of at least part of both patents through Federal Circuit review elevates their enforceability signal. Companies developing RTD-compatible or functionally adjacent SoC architectures — particularly in the multimedia processing, power management, or data interface sub-domains — should treat these patents as active enforcement risk. Future Link’s willingness to litigate to the Federal Circuit level, and to partially succeed, suggests a well-resourced assertion strategy that is unlikely to be abandoned after remand.
Should you run an FTO against US8099614B2 and US7685439B2?
Any R&D team developing SoC chips for multimedia, set-top box, or embedded processor applications should consider these two patents as live FTO targets. The Federal Circuit’s partial affirmance means at least some claims have been scrutinised and survived — a stronger enforceability signal than patents that have never faced appellate review. Teams designing around Realtek’s RTD product family, or building competing architectures, face elevated risk until the remand concludes and claim scope is finally settled.
PatSnap Eureka’s FTO Search Agent can map the claim scope of US8099614B2 and US7685439B2 against your specific chip architecture, flag overlapping claim elements, and surface prior art that may support design-around strategies or IPR petitions. With the remand still pending, running an FTO now — before the lower tribunal issues its revised findings — positions your team to respond rapidly to any claim scope adjustments that emerge from the re-examination.
Run a freedom-to-operate analysis on US8099614B2 to assess your product’s exposure
Run FTO in Eureka →Similar Federal Circuit semiconductor patent infringement appeals
Federal Circuit appeals involving SoC chip infringement and patent assertion entities — cases most relevant to the Realtek v. Future Link dispute and its RTD-series technology.
Related patent case — similar technology
Comparable case in the same technology domain. Patent holder and defendant reached resolution after proceedings.
SettledRelated infringement action — same court
Comparable Realtek’s RTD1395 chip-adjacent infringement action. Patent enforcement dynamics analysed in depth.
Active · District CourtRelated invalidity challenge — appellate outcome
Combined invalidity and infringement action in the same technology space. Decided after substantive proceedings.
DecidedRealtek Semiconductor, Corp.’s broader IP enforcement history
Realtek Semiconductor, Corp.’s full litigation history covering prior enforcement, licensing activity, and inter partes review proceedings.
Portfolio viewWhat this case signals for the semiconductor IP landscape
Mixed Federal Circuit outcomes on multi-chip infringement claims are increasingly common. Here is what this case means for IP strategy.
Partial vacatur at the Federal Circuit resets damages exposure on remand
When the Federal Circuit vacates only part of a decision, the damages question for the vacated portion returns to square one. Semiconductor defendants facing multi-patent assertions should disaggregate their damages posture by patent and claim group early — a partial win at appeal may still reduce financial exposure substantially.
RTD-series SoC architecture remains under active IP scrutiny
Two semiconductor patents — US8099614B2 and US7685439B2 — have now survived at least partial Federal Circuit review. Companies designing compatible or competing chips to the RTD1295, RTD1395, and related devices should treat these patents as active risk vectors until the remand is finally resolved.
Patent assertion entity strategy: partial affirmance as a settlement lever
Future Link’s retention of an affirmed portion gives it meaningful leverage in post-remand settlement negotiations. PAE defendants should model the cost-of-remand versus settlement value immediately after a partial vacatur — the affirmed holding creates a damages floor that the PAE can anchor on.
Claim construction risk for multi-chip infringement assertions at the Federal Circuit
Multi-product assertions spanning six chip variants — as here — create compounded claim construction risk. A single adverse construction can vacate findings across an entire product family. Defendants should prioritise consolidated claim construction briefing that addresses all accused product variants simultaneously to limit remand exposure.
Realtek v Future — key questions answered
The Federal Circuit issued a split decision on 9 September 2025: it vacated in part and affirmed in part the lower ruling, and remanded for further proceedings. Part of the appeal was also dismissed. This means neither party achieved a complete victory — Realtek succeeded on at least one issue, while Future Link preserved at least one favourable finding below.
Future Link Systems asserted two US patents: US8099614B2 (application no. US12/066113) and US7685439B2 (application no. US10/514850). Both are in the semiconductor processor domain. They were asserted against Realtek’s RTD-series SoC products including the RTD1295, RTD1296, RTD1395, RTD1315, RTD1319, and RTD1619 chips.
A partial vacatur nullifies the specified portion of the lower decision, meaning it has no legal force going forward. Remand directs the originating tribunal to re-examine those vacated issues under the Federal Circuit’s guidance. The affirmed portion remains binding. Practically, the dispute is not fully resolved — the remand proceedings will determine the final outcome on the vacated issues, including potentially damages and specific infringement findings.
Future Link Systems, LLC is a patent assertion entity (PAE) that holds semiconductor-related patents and enforces them through litigation. Its assertion of US8099614B2 and US7685439B2 against multiple Realtek chip variants — and its willingness to litigate through the Federal Circuit — suggests a systematic enforcement strategy. PAEs of this profile typically leverage affirmed holdings as settlement anchors in post-remand negotiations.
Case No. 23-1056 ran for 1,055 days from filing (20 October 2022) to close (9 September 2025). This duration is on the longer end for Federal Circuit patent appeals, which typically resolve within 18–30 months. The extended timeline is consistent with complex multi-patent, multi-product semiconductor cases involving detailed claim construction arguments and a multi-part disposition.
Monitor semiconductor patent risk before the remand concludes
With the Realtek v. Future Link remand still live, claim scope for US8099614B2 and US7685439B2 may shift. Run an FTO or set up enforcement monitoring now to stay ahead of any revised findings.
PatSnap Eureka searches patents and litigation data to answer instantly.