Realtek v. Future Link Systems: Federal Circuit Splits Ruling, Vacates in Part
Realtek Semiconductor Corp. challenged Future Link Systems LLC’s patents covering controlled data-processing shutdown and power management for CMOS bus circuits at the Federal Circuit. After nearly three years, the court issued a divided outcome — vacating part of the lower decision and affirming part — sending portions of the dispute back for further proceedings.
A split Federal Circuit ruling leaves power-management patents in flux
Realtek Semiconductor Corp., a major semiconductor designer, brought this appeal against Future Link Systems LLC, a patent-assertion entity, at the Court of Appeals for the Federal Circuit (Case No. 23-1057). The dispute centres on two patents: US8099614B2, covering methods for effecting the controlled shutdown of data processing units, and US7685439B2, covering power management for buses in CMOS circuits. Both patents sit squarely in the low-power semiconductor IP space, a hotly contested area as chip designers face mounting pressure to optimise energy efficiency.
Filed in October 2022 and closed in September 2025, the appeal ran for 1,055 days before the Federal Circuit issued its ruling. The court’s disposition — vacated-in-part, affirmed-in-part, and remanded — is a split outcome that carries significant implications for both parties. The portion of the lower decision that was vacated is nullified and must be reconsidered; the affirmed portion stands as decided below. The case was also dismissed in part at the appellate level, consistent with the partial dismissal basis of termination.
A split vacatur-and-affirmance at the Federal Circuit is relatively uncommon and typically signals that the court identified discrete, separable legal errors in the tribunal below while finding the remaining grounds sound. The precise scope of what was vacated versus affirmed is not fully detailed in the public case record, leaving open questions about which patent claims or legal determinations will face renewed scrutiny on remand. Practitioners monitoring this dispute should track the remand proceedings closely, as the final resolution on the vacated issues could materially affect the enforceability landscape for these patents.
Filing to Appeal Dismissed in Part in 1055 days
1,055 days at appellate level — longer than the median Federal Circuit appeal
Federal Circuit splits: what vacated-in-part and affirmed-in-part means
Vacated-in-part: the lower decision is partially nullified
When the Federal Circuit vacates part of a lower decision, it wipes that portion from the record as if it had not been decided — neither party can rely on it. The vacated issues are remanded for reconsideration under corrected legal standards. The affirmed portion, by contrast, stands as final and is binding. A split disposition like this typically signals the court identified a discrete, severable legal error rather than a wholesale failure in the proceedings below.
Partial nullification + remandFuture Link retains the affirmed portions — but faces renewed challenge
Future Link Systems preserves whatever the Federal Circuit affirmed, meaning those claims or findings remain valid and enforceable. However, the vacated issues return to the lower tribunal, where the outcome is uncertain. For a patent assertion entity, this mixed result is rarely a clean win: continued litigation costs mount, and the patents’ enforceability remains in question until the remand proceedings resolve. The partial dismissal at the appellate level also suggests some issues were procedurally closed without merits adjudication.
Partial preservation, further riskRealtek secures a partial reversal — remand opens a second front
Realtek’s success in obtaining a vacatur on at least part of the lower decision is a meaningful outcome for a semiconductor company defending against patent assertions. The remanded issues give Realtek a renewed opportunity to argue validity, claim scope, or damages on the vacated questions. The affirmed portion, however, represents a ceiling on how far Realtek could push back at this appellate stage. Success on remand will depend on how the tribunal interprets the Federal Circuit’s mandate.
Partial win; remand pendingUncertainty persists for CMOS power management IP licensing
A split Federal Circuit ruling on shutdown and bus power management patents signals ongoing instability in this segment of semiconductor IP. Companies designing low-power CMOS architectures — including SoC vendors, embedded systems designers, and fabless chipmakers — should treat these patents as unresolved until remand proceedings conclude. The affirmed portion may still support licensing demands; the vacated portion’s ultimate fate could narrow or broaden the patents’ effective scope materially.
IP landscape: watch remandFull party and counsel information
| Role | Name | Type | Detail |
|---|---|---|---|
| Plaintiff | Realtek Semiconductor, Corp. | Company | Semiconductor IP appellant — petitioner challenging validity or scope of US8099614B2 and US7685439B2Search in Eureka ↗ |
| Defendant | Future Link Systems, LLC | Company | Patent assertion entity — holder of shutdown and CMOS power management patentsSearch in Eureka ↗ |
| Plaintiff counsel | Jeffrey T. Quilici | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff counsel | Mark S. Davies | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff counsel | Rachel Shalev | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff counsel | Robert Benson | Attorney | Counsel for Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff law firm | Baker Botts LLP | Law Firm | Representing Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff law firm | Orrick, Herrington & Sutcliffe LLP | Law Firm | Representing Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Plaintiff law firm | White & Case LLP | Law Firm | Representing Realtek Semiconductor, Corp.Search in Eureka ↗ |
| Defendant counsel | Andrew D. Weiss | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant counsel | Brian David Ledahl | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant counsel | Reza Mirzaie | Attorney | Counsel for Future Link Systems, LLCSearch in Eureka ↗ |
| Defendant law firm | Russ August & Kabat LLP | Law Firm | Representing Future Link Systems, LLCSearch in Eureka ↗ |
| Presiding judge | Judge N/A | Judge | Court of Appeals for the Federal CircuitSearch in Eureka ↗ |
Official order — verbatim text
The Federal Circuit’s disposition — ‘VACATED-IN-PART, AFFIRMED-IN-PART, AND REMANDED’ — is a structured split ruling indicating the court identified separable legal errors. At the appellate level, the standard of review typically applies de novo to questions of law (such as claim construction) and clear error to factual findings, meaning vacatur signals a legal misstep rather than a factual dispute. The affirmed portion is final; the vacated portion returns to the lower tribunal without the weight of the prior decision. The partial dismissal element suggests at least one appellate issue was resolved on procedural grounds, narrowing the merits landscape further.
US8099614B2 & US7685439B2 — semiconductor shutdown and CMOS power management
US8099614B2 (application no. US12/066113) covers a method for effecting the controlled shutdown of data processing units — a technique with broad applicability in multicore processors, embedded controllers, and SoC designs where orderly power sequencing is critical to data integrity. US7685439B2 (application no. US10/514850) addresses power management for buses in CMOS circuits, a foundational technology for reducing dynamic power consumption across interconnects in digital ICs. Both patents sit in the low-power design domain, which has grown significantly in commercial importance with the expansion of mobile, IoT, and edge computing applications.
The strategic value of these patents lies in their breadth across common architectural patterns in CMOS design. Bus power management and controlled shutdown are not niche features — they appear in virtually every modern digital IC that implements clock gating, power gating, or dynamic voltage and frequency scaling. Future Link Systems’ assertion of both patents against Realtek, a high-volume fabless semiconductor company, is consistent with a licensing strategy targeting companies with large product portfolios where royalty exposure scales with unit volumes. The Federal Circuit’s split ruling preserves at least part of that enforcement posture pending remand.
Should your team run an FTO against US8099614B2 and US7685439B2?
Any company designing or integrating CMOS-based digital ICs with bus power management or controlled-shutdown functionality — including SoC developers, embedded system designers, FPGA vendors, and fabless chipmakers — should assess their exposure to these two patents. The Federal Circuit’s partial affirmance means at least some claims remain enforceable today, while the remand leaves the full scope uncertain. Acting before the remand resolution is prudent: if the lower tribunal broadens claim scope, companies without a prior FTO assessment will face compressed timelines to respond to licensing demands.
PatSnap Eureka’s FTO Search Agent can map your product architecture against the claim trees of US8099614B2 and US7685439B2, flag design-around opportunities, and surface prior art that may be relevant to the remand proceedings. With the Federal Circuit’s mandate now shaping the legal framework, a targeted claim-by-claim FTO analysis — rather than a broad landscape search — is the most efficient way to quantify and manage your exposure in this specific technology domain.
Run a freedom-to-operate analysis on US8099614B2 to assess your product’s exposure
Run FTO in Eureka →Similar Federal Circuit appeals in semiconductor power management IP
Explore comparable Federal Circuit appeals involving CMOS power management and semiconductor shutdown patents, including PAE enforcement actions against fabless chip designers.
What this case signals for the semiconductor power management IP landscape
A split Federal Circuit ruling on low-power CMOS patents keeps the enforcement risk alive for chip designers while the remand plays out.
Split rulings at the Federal Circuit demand remand monitoring
A vacated-in-part, affirmed-in-part disposition does not end the dispute — it resets selected issues at the lower level. IP teams at semiconductor companies should map exactly which claims or legal grounds were vacated versus affirmed and reassess their freedom-to-operate analysis accordingly. Treating this as a final outcome would be a strategic error.
PAE enforcement around low-power CMOS remains an active risk vector
Future Link Systems’ continued pursuit of these patents through a multi-year Federal Circuit appeal signals strong conviction in the portfolio’s commercial value. Fabless designers and SoC developers working on bus power management should conduct proactive FTO searches against US8099614B2 and US7685439B2 before the remand produces a potentially broadened enforcement posture.
Realtek v Future — key questions answered
The Federal Circuit issued a split ruling: vacated-in-part, affirmed-in-part, and remanded. This means part of the lower decision was nullified and sent back for further proceedings, while the remaining portion was upheld as final. The appeal was also partially dismissed on procedural grounds. The case involved patents US8099614B2 and US7685439B2 covering data processing unit shutdown and CMOS bus power management.
Two patents were asserted: US8099614B2, directed to a method for effecting the controlled shutdown of data processing units (application US12/066113), and US7685439B2, covering power management for buses in CMOS circuits (application US10/514850). Both relate to low-power design techniques widely used in digital integrated circuits.
A vacated-in-part ruling nullifies a discrete portion of the lower court’s decision, removing it from the record and sending those issues back for reconsideration. The affirmed-in-part portion stands as final and binding. A split disposition typically indicates the appellate court identified a separable legal error — such as incorrect claim construction — while finding the remaining grounds legally sound. Neither party achieves a complete outcome.
Realtek was represented by attorneys Jeffrey T. Quilici, Mark S. Davies, Rachel Shalev, and Robert Benson, with law firms Baker Botts LLP, Orrick Herrington & Sutcliffe LLP, and White & Case LLP. Future Link Systems was represented by Andrew D. Weiss, Brian David Ledahl, and Reza Mirzaie of Russ August & Kabat LLP.
On remand, the lower tribunal must reconsider the vacated issues in accordance with the Federal Circuit’s mandate. The specific scope of the remand — whether it covers claim construction, infringement findings, or damages — will determine the proceedings’ complexity and duration. Until the remand is resolved, the enforceability and scope of the affected patent claims remain uncertain. Parties in the CMOS power management space should monitor remand docket activity closely.
PatSnap Eureka searches patents and litigation data to answer instantly.