VLSI Technology v. Intel: Semiconductor Patent Battle Ends in Split Verdict

📄 View Full Report 📥 Export PDF 🔗 Share ⭐ Save

📋 Case Summary

Case NameVLSI Technology, LLC v. Intel Corporation
Case Number5:17-cv-05671 (N.D. Cal.)
CourtU.S. District Court for the Northern District of California
DurationOct 2017 – Mar 2024 6 years 5 months
OutcomeSplit Verdict — Mixed Judgment
Patents at Issue
Accused ProductsIntel Core i3, i5, i7, Xeon, Atom Processors, Stratix 10 FPGAs, EMIB, Turbo Boost Max Technology 3.0

Case Overview

The Parties

⚖️ Plaintiff

Non-practicing entity (NPE) that acquired a portfolio of semiconductor-related patents, many originating from legacy Freescale Semiconductor intellectual property.

🛡️ Defendant

World’s largest semiconductor manufacturer by revenue and the designer of the accused microprocessor products at issue.

Patents at Issue

This landmark case involved eight patents covering core aspects of modern processor architecture — areas directly relevant to competitive performance in Intel’s product lines.

  • US7706207B2 — Memory access and interconnect technologies
  • US8004922B2 — Semiconductor power/performance optimization (ultimately invalidated)
  • US8020014B2 — Process integration for semiconductor devices
  • US7268588B2 — Transistor and circuit design
  • US7675806B2 — Semiconductor architecture
  • US7709303B2 — Chip design methodology
  • US8268672B2 — Advanced manufacturing processes
  • US8566836B2 — Memory/storage controller technology (non-infringed)
💻

Designing a new microprocessor or chip?

Ensure your semiconductor designs are clear of infringement risk before launch.

Run FTO Check →

The Verdict & Legal Analysis

Outcome

The court entered a mixed judgment on March 29, 2024. Specifically, in favor of Intel, VLSI’s infringement counts for US8004922 and US8566836 were dismissed, and US8004922 was declared invalid. Simultaneously, Intel’s counterclaim for a declaratory judgment of license was dismissed without prejudice, directing Intel to refile in the proper forum.

Key Legal Issues

The court’s summary judgment rulings drove the final disposition. The invalidation of US8,004,922 underscored the continuing viability of validity challenges on technical grounds. The non-infringement finding on US8,566,836 likely resulted from narrow claim construction. Intel’s failed license defense, dismissed on procedural grounds, reveals a crucial strategic dynamic as it leaves this defense live for potential future proceedings.

⚠️

Freedom to Operate (FTO) & Risk Management

This case highlights critical IP risks in semiconductor design and manufacturing. Choose your next step:

📋 Understand Semiconductor IP Risks

Learn about the specific risks and implications for semiconductor IP from this litigation.

  • View all 8 patents in this case (and related family members)
  • See which companies are most active in semiconductor IP
  • Understand claim construction patterns for microprocessors
📊 View Patent Landscape
Recommended

🔍 Check My Product’s Risk

Run a comprehensive FTO analysis for your own technology or product.

  • Input your product description or technical features
  • AI identifies potentially blocking patents
  • Get actionable risk assessment report
⚠️
High Risk Area

Microprocessor Architecture, Power Management, Memory Control

📋
8 Patents Asserted

In core processor design

Validity Risks Present

US8004922 invalidated at summary judgment

✅ Key Takeaways

For Patent Attorneys & Litigators

Summary judgment on invalidity (clear-and-convincing standard) remains achievable in semiconductor cases with strong prior art.

Search related case law →

License defenses must be asserted in proper forum — procedural missteps can delay, not eliminate, the defense.

Explore precedents →

Multi-patent NPE assertions create simultaneous validity exposure across the portfolio.

Analyze NPE portfolios →
🔒
Unlock R&D Team Recommendations
Get actionable IP strategy steps for chip designers, including FTO best practices for legacy IP and advanced processor features.
Legacy IP FTO Processor Feature Risk Early Patent Filings
Explore Full Analysis in PatSnap Eureka

Frequently Asked Questions

Ready to Strengthen Your Patent Strategy?

Join 18,000+ IP professionals using PatSnap Eureka to conduct prior art searches, draft patents, and analyse competitive landscapes with AI-powered precision.

PatSnap IP Intelligence Team

Patent Research & Competitive Intelligence · PatSnap

This analysis was produced by the PatSnap IP Intelligence Team — a group of patent analysts, IP strategists, and data scientists who work daily with PatSnap’s global patent database of over 2 billion structured data points across patents, litigation records, scientific literature, and regulatory filings.

The team specialises in tracking landmark litigation outcomes, translating complex court rulings into actionable IP strategy, and identifying the competitive intelligence implications for R&D and legal teams. All case analysis is grounded in primary sources: official court records, USPTO filings, and Federal Circuit opinions.

📊 2B+ Patent Data Points 🌍 120+ Countries Covered 🏢 18,000+ Customers Worldwide ⚖️ Global Litigation Database 🔍 Primary Source Verified

References

  1. PACER Case 5:17-cv-05671
  2. USPTO Patent Search for US8004922
  3. Related: VLSI v. Intel, W.D. Tex. 6:21-cv-57
  4. PatSnap — IP Intelligence Solutions for Law Firms

This article is for informational purposes only and does not constitute legal advice. All case information is drawn from publicly available court records. For platform capabilities, visit PatSnap.

⚖️ Disclaimer: This article is for informational purposes only and does not constitute legal advice. The analysis presented reflects publicly available case information and general legal principles. For specific advice regarding patent litigation, FTO analysis, or IP strategy, please consult a qualified patent attorney.