Book a demo

PIM AI Accelerator Patents: Who Leads, Where the Gaps Are 2026

PIM AI Accelerator Patents: Who Leads, Where the Gaps Are 2026
https://www.patsnap.com/resources/blog/rd-blog/ai-accelerators-processing-in-memory-ai-acceleration-patent-landscape-patent-landscape/ · Patsnap · data cut-off 2026-07-31 · downloaded from the live page
Patent Landscape · Semiconductors & Microelectronics
Processing-in-Memory AI Accelerator Patents: Filing Trends and Who Holds the Claim Space
  • Flat, not falling. filings held at 8 in both 2021 and 2024 — a 0% span, not a decline, once the 2025-26 publication lag is discounted.
  • A concentrated leader, then a real gap. the top-ranked assignee holds 25 records against 13 at fifth place and 2 at tenth, across 12 ranked companies total.
  • Compute and memory claims dominate together. 66.3% of the 95 records touch G06F digital processing and 42.1% touch G06N AI-model computing, with G11C memory classes present in 29.5%.
Get a prior-art report on your approach
95
Published Records
0%
Filing Growth 2021→2024
US
Leading Jurisdiction
12
Active Filers Ranked

Filing growth compares 2021 (8 records) with 2024 (8) — a three-year span. 2024 is the most recent year we treat as complete: publication lags filing by roughly 18 months, so 2025 onwards are still filling in and any growth rate that ends there would understate the field.

Published byPatsnap Research··7 min readSourced from Patsnap Eureka
Overview

What this landscape covers

This dataset tracks 95 published records filed against processing-in-memory (PIM) architectures paired explicitly with AI accelerator or neural-processor language — a narrower cut than general in-memory computing, and narrower still than AI hardware overall. The search string requires both a memory-side term (“processing in memory”, “PIM accelerator”, “in memory computing”, “memory neural accelerator”) and an accelerator-side term (“AI accelerator”, “neural processor”, “machine learning hardware”) to co-occur in title, abstract or claims, which is why the volume is modest relative to AI hardware patenting broadly.

Filings begin appearing from 2017, build through the early 2020s, and peak at 40 in 2025 before the current year's partial count. Because publication typically lags filing by about 18 months, the apparent softening after 2025 is an artifact of the data cut-off rather than a real pullback — read the last one to two years as incomplete, not declining.

Filing activity, 2017–2026 (2026 partial)
  1. 1LODESTAR LICENSING GROUP LLC25
  2. 2HYATT ETHAN SHARON MR24
  3. 3HYATT GAYA OPAL MS24
  4. 4SAMSUNG ELECTRONICS CO LTD20
  5. 5MICRON TECHNOLOGY INC13
  6. 6SEOUL NATIONAL UNIVERSITY R&DB FOUNDATION8
  7. 7UNIFABRIX LTD4
  8. 8RENESAS ELECTRONICS CORP3
  9. 9ADEIA SEMICON TECH LLC2
  10. 10MACRONIX INTERNATIONAL CO LTD2
Source: Patsnap Eureka. Assignee ranking and totals. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP

Let an AI agent run this analysis on your own technology

Pick a task. Every answer cites the patents behind it.

10,000 free credits to start
The numbers

Filing trend and technology composition

Two views of the same 95-record set: how filing volume moved year over year, and which IPC subclasses the claims actually sit in.

Filings held flat into the most recent complete year

From 2017's zero baseline, filings rose through the early 2020s and reached a peak of 40 in 2025. The comparable, complete-year figure to trust is 2021 to 2024: 8 filings in each year, a 0% span. Do not read 2025's higher count or 2026's partial count as acceleration or as decline — both are still filling in.

Filings held flat into the most recent complete year01020304002017201820192020202120222023202440202532026Most recent year is partial — publication lag means later filings are not yet visible.

Digital processing and AI-model classes lead; memory-manufacture classes are marginal

G06F (electric digital data processing) appears in 66.3% of the 95 records and G06N (AI-model computing) in 42.1%, confirming that most filings frame the invention as a computing or AI method first. G11C (static and digital memories) appears in 29.5%, the clearest memory-hardware signal. Optical computing (G06E), semiconductor devices (H01L), memory device manufacture (H10B) and H10W each register a single record — thin enough to treat as edge cases rather than established sub-fields.

Digital processing and AI-model classes lead; memory-manufacture classes are marginalG06F · Electric digital data processi…6366.3%G06N · Computing based on AI models4042.1%G11C · Static & digital memories2829.5%H04L · Digital information transmissi…66.3%G06E · Optical computing11.1%H01L · Semiconductor devices11.1%H10B · Memory device manufacture11.1%H10W11.1%

Shares are the percentage of the 95 records in scope. A patent can carry several IPC classes, so the shares add up to more than 100%.

Source: Patsnap Eureka. Filing trend and technology composition. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.

Go deeper on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape with Eureka

This page is one run against one query. Ask Eureka your own question about ai accelerators — processing-in-memory ai acceleration patent landscape and every answer comes back with the patent numbers behind it.

Try Eureka
Key patents

The most-cited records and one to watch

Representative recent filing
US20260140878A12026-05-21

US20260140878A1 — Artificial intelligence accelerator having computing units heterogeneously integrated with memory dies

ADEIA SEMICONDUCTOR TECHNOLOGIES LLC

The filing describes a 3D-integrated AI accelerator: a processing block with parallel processing cores sits laterally alongside a memory block over a common substrate, with a logic base die interposed vertically between substrate and memory block, and electrical connections through the substrate heterogeneously linking the two.Filed by Adeia Semiconductor Technologies LLC, published 2026-05-21.

US20260140878A1 — patent drawing 1US20260140878A1 — patent drawing 2
View full record
Most-cited records in this landscape
#Publication no.Patent titleCitations
1US20210263865A1Operation method of an accelerator and system including the same12
2US20210065767A1Memory with artificial intelligence mode9
3US11004500B2Memory with artificial intelligence mode7
4US20250202840A1Abstraction of Compute Nodes and Accelerators in a Switched CXL Interconnect6
5US20210263870A1Accelerator, operation method of the accelerator, and an apparatus including the accelerator6
6US20210064246A1Artificial intelligence accelerator6
7US20250202839A1Elastic Multi-Directional Resource Augmentation in a Switched CXL Fabric5
8US20250199980A1Translating Between CXL.mem and CXL.cache Read Transactions5
9US20230176739A1Artificial intelligence accelerator5
10US20210065754A1Activation functions for artificial intelligence operations5

Citation counts inside this searched corpus favour older publications that have had more time to accumulate citations — treat them as a signal of influence on the field, not of current commercial weight.

Each row carries its publication number; clicking a row searches Eureka by that number.

Source: Patsnap Eureka. Citation counts and representative records. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
Run it yourself

Put your own technology through the same analysis

 
Where to run it
Fastest

Eureka on the web

When you want the answer in the next five minutes.

The agent works the prompt against patents and technical literature, citing every source.

Run your analysis now →
For builders

MCP server & REST API

When it has to run inside your own pipeline.

Patent search, landscape analysis and assignee resolution as MCP tools. Drop them into any agent framework, or call REST directly.

Browse MCP servers →
Insights

What the filing pattern tells you

Three read-outs from the ranking, the trend and the citation table that matter for a freedom-to-operate or whitespace call.

Concentration
25 vs 13 vs 2
leader / 5th / 10th place

One leader, then a real drop-off

The top-ranked assignee holds 25 records; by fifth place that is down to 13, and tenth place holds just 2. With only 12 companies in the ranked set, this is a landscape with a clear leader and a long tail rather than even competition across many filers.

Ranking covers 12 companies, counted in records.
Momentum
8 → 8, 0%
2021 to 2024 filings

Flat over the last complete three-year span

Filing counts moved from 8 in 2021 to 8 in 2024 — 0% change over that span. The 2025 peak of 40 and the 2026 partial count sit outside the comparable window and should not be read as a trend break in either direction.

2025 onward affected by publication lag.
Class overlap
66.3% + 42.1%
G06F and G06N share of 95 records

Compute framing outweighs pure memory framing

Two-thirds of records touch G06F and over four in ten touch G06N, both ahead of G11C memory classification at 29.5%. Most applicants are claiming the accelerator or the computing method, with the memory element as a supporting structure rather than the headline.

Classes overlap; shares sum above 100% by design.
Filing venue
72 of 95
US receiving office filings

US-centred filing with a modest international spread

United States filings account for 72 of the 95 records in scope, with Europe (EPO) at 14, WIPO/PCT at 6, Germany at 2 and Austria at 1. Anyone assessing regional freedom to operate should treat the US as the primary battleground and the EPO route as the secondary check.

Receiving-office counts, not family counts.
Eureka AI Agent
Looking for what nobody has claimed yet?

Eureka can read the same corpus for gaps instead of for coverage: under-claimed branches adjacent to ai accelerators — processing-in-memory ai acceleration patent landscape, with the prior art for and against each one.

Find the white space →
Source: Patsnap Eureka. Co-assignee relationships and derived observations. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
Players

Who is filing, and what is still open

The ranked set is small — 12 companies — which makes both the leader's position and the under-claimed branches easier to see than in a crowded field.

Leader
25 records
top-ranked assignee

A single assignee sets the pace

The top-ranked company holds 25 of the records in the ranking, well ahead of the rest of the field. That volume alone does not confirm technical breadth — it confirms claim-space occupation, which is a different thing to check when scoping a design-around.

Ranking counted in patent families/records.
Mid-field
13 records
fifth-ranked assignee

A viable second tier exists

Fifth place in the ranking holds 13 records, meaningfully below the leader but well above the tail. This tier is where most freedom-to-operate work in this space will actually collide with active portfolios, since the leader's claims are already well mapped.

Gap to leader is roughly half.
Momentum shift
-87% to -100% YoY
latest-year change, several assignees

Recent-year counts have thinned across the board

Multiple ranked assignees show sharp latest-year declines, several down to zero filings year over year. Given the roughly 18-month publication lag, this looks more like incomplete recent data than a real pullback — but it means the latest-year snapshot understates who is still active.

Compare against the 2021-2024 flat baseline, not the 2025-26 count.
🔍
Under-claimed branches worth checking before you file
Sub-areas that register thinly in the IPC composition and are worth a closer prior-art pull before assuming they are open.
Optical PIM compute paths (G06E)Memory-die heterogeneous integration3D logic-base-die interposer stacksCXL-switched accelerator interconnectsMemory-manufacture process claims (H10B)
Rank all filers by momentum →
Filing momentum by assignee, latest complete years
AssigneeRecent yearYoY
UniFabrix Ltd3-87%
Micron Technology Inc0-100%
Samsung Electronics Co., Ltd.0-100%
Lodestar Licensing Group LLC0-100%
Seoul National University R&DB Foundation0
Renesas Electronics Corporation0-100%
Macronix International Co., Ltd.0
ADEIA SEMICON TECH LLC0-100%
Source: Patsnap Eureka. Assignee-level momentum. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
What's next

Where to take this analysis

The landscape points to a concentrated leader, a thin second tier and several under-claimed structural branches. The next step is usually specific to your position in the field.

Scope a design-around against the leader

With 25 records concentrated in one assignee's portfolio, a design-around needs claim-by-claim mapping rather than a keyword search — start with the most-cited records in this set.

Explore claims in Eureka

Check the under-claimed branches before filing

Optical PIM paths, heterogeneous die integration and CXL-switched interconnects all register at low single-digit record counts. Confirm they are genuinely open, not just thinly indexed, before drafting.

Run a whitespace search in Eureka

Track the second-tier filers

The gap between the leader and fifth place is where most active competitive collisions will happen. Watching this tier closely is more useful than watching the leader alone.

Set up assignee alerts in Eureka
Source: Patsnap Eureka. Forward-looking reading of the same dataset. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
FAQ

Common questions on PIM AI accelerator patents

Answers are grounded in the same dataset. Derived from a Patsnap search on AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP

Research AI Accelerators — Processing-in-Memory AI Acceleration Patent Landscape in depth with Eureka

Go past this page: query the whole ai accelerators — processing-in-memory ai acceleration patent landscape corpus yourself, in your own scope.
Every answer comes back with patent numbers you can open.

Try Eureka

Disclaimer. This page is generated from Patsnap Eureka data drawn from a limited snapshot of global patent and scientific-literature records, and is provided for general information and reference only.

Patent data carries inherent limitations: recent filings (typically the most recent 18–24 months) are under-counted due to standard publication lag; counts may be reported at either a patent-family or a patent-record basis and are not always directly comparable; classification, applicant-name, and citation data may contain errors, duplicates, or omissions; and the underlying search query defines and constrains the scope shown. As a result, the analysis may be incomplete or inaccurate and may not reflect the full technology landscape.

Nothing on this page constitutes an exhaustive prior-art, novelty, freedom-to-operate, or validity search, nor does it constitute legal, financial, investment, or professional advice, and it should not be relied upon as such. Any patent, commercial, or strategic decision should be verified independently and reviewed with qualified patent, legal, and domain professionals. Patsnap makes no warranties, express or implied, as to the accuracy, completeness, or fitness for any particular purpose of the information presented.

Machine translation. Assignee and organisation names originally recorded in Chinese, Japanese or Korean have been rendered into English by an AI translation step so that the tables stay readable. These renderings are best-effort and may not match a company’s registered English name; the original name is what the underlying patent record carries, and it is what any Eureka query launched from this page uses.

Help us improve this page

Found incorrect or outdated information? Let us know and we'll get it fixed.