Book a demo

ADC Architecture Patents: Top Companies & Filing Trends 2026

ADC Architecture Patents: Top Companies & Filing Trends 2026
https://www.patsnap.com/resources/blog/rd-blog/analog-to-digital-converter-architectures-patent-landscape/ · Patsnap · data cut-off 2026-07-31 · downloaded from the live page
Patent Landscape · Computing Architecture
Analog-to-Digital Converter Architecture Patents
  • Filing has plateaued, not grown. Annual filings rose to a peak of 108 in 2021, sat near that level through 2022 (105), and the visible trend since is flat to declining — though the two most recent years are undercounted due to publication lag.
  • Claim density is lopsided by IPC subclass. H03M (coding & code conversion) carries 2,156 of 2,271 records; every other subclass, including measurement (G01R) and transmission (H04B), trails by an order of magnitude or more.
  • Filing is US-centric with a thin cross-border tail. The US receiving office accounts for 1,219 records against 288 at the EPO and 208 in China, and only ten co-assignee pairings appear across the whole corpus.
Get a prior-art report on your approach
2,271
Published Records
14%
Top-5 Share of All Records
-34%
Filing Growth 2021→2024
US
Leading Jurisdiction

Filing growth compares 2021 (108 records) with 2024 (71) — a three-year span. 2024 is the most recent year we treat as complete: publication lags filing by roughly 18 months, so 2025 onwards are still filling in and any growth rate that ends there would understate the field. Top-5 share is the combined record count of the five largest assignees divided by all 2,271 records in scope (CR5), not by the ranked leaders only.

Published byPatsnap Research··7 min readSourced from Patsnap Eureka
Overview

What this landscape covers

This dataset tracks patent families filed against successive-approximation, sigma-delta and time-interleaved ADC architectures, filtered to documents that make explicit claims around sampling rate, SNDR, calibration or power-efficiency figure of merit. The search spans H03M1, H03M3 and G01R19 classifications, covering 2,271 published families filed between 2017 and 2026.

Because publication lags filing by roughly eighteen months, the 2025 and 2026 figures in any trend chart understate real filing activity; treat the last two data points as provisional rather than a genuine downturn signal.

Filing volume by year, 2017-2026
  1. 1SIGMASENSE LLC78
  2. 2TEXAS INSTRUMENTS INC77
  3. 3ANALOG DEVICES INC60
  4. 4AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LTD57
  5. 5REALTEK SEMICON CORP50
  6. 6ANALOG DEVICES INT UNLTD CO40
  7. 7QUALCOMM INC39
  8. 8NXP BV37
  9. 9MICROCHIP TECHNOLOGY INC36
  10. 10TAIWAN SEMICONDUCTOR MANUFACTURING CO LTD35
Source: Patsnap Eureka. Assignee ranking and totals. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
The Data

Filing trend and technology composition

Two views of the same corpus: annual filing counts show where momentum has gone, and the IPC breakdown shows where claim space is already occupied versus merely adjacent.

A peak in 2021, then a plateau

Filings climbed from 59 in 2017 to a peak of 108 in 2021, held near that level at 105 in 2022, and the recorded trend since reads flat to declining. Given the 18-month publication lag, the 2025-2026 tail is best read as incomplete rather than as a genuine collapse in filing activity.

A peak in 2021, then a plateau030609012059201720182019202010820212022202320242025122026Most recent year is partial — publication lag means later filings are not yet visible.

H03M dominates; everything else is peripheral

H03M (coding and code conversion) covers 2,156 of the 2,271 records — nearly the entire corpus. G01R (electric and magnetic measurement, 144), H04B (transmission, 102) and G06F (digital data processing, 90) appear as adjacent claim territory rather than core architecture, with H03H, H03K, H04N and H04L each contributing a smaller slice.

H03M dominates; everything else is peripheralH03M · Coding & code conversion2,15694.9%G01R · Electric & magnetic measurement1446.3%H04B · Transmission (general)1024.5%G06F · Electric digital data processi…904.0%H03H · Impedance networks & filters673.0%H03K · Pulse technique & logic circui…662.9%H04N · Pictorial communication (video…612.7%H04L · Digital information transmissi…512.2%Other56424.8%

Shares are the percentage of the 2,271 records in scope. A patent can carry several IPC classes, so the shares add up to more than 100%.

Source: Patsnap Eureka. Filing trend and technology composition. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.

Go deeper on Analog-to-Digital Converter Architectures with Eureka

This page is one run against one query. Ask Eureka your own question about analog-to-digital converter architectures and every answer comes back with the patent numbers behind it.

Try Eureka
Key Patents

Representative and most-cited filings

Representative Filing
US6924755B12005-08-02

US6924755B1 — Multi-channel ADC with calibration of channel offset and gain

ANALOG DEVICES, INC.

A multi-channel analog to digital converter which facilitates calibration of the analog to digital converter and respective input channels to the analog to digital converter, and a method for calibrating the analog to digital converter. A multi-channel ADC comprising an ADC circuit for converting analog signals received on input channels CH1 to CHN to digital output signals comprises a primary offset storing register and a primary gain storing register for storing respective primary offset and gain correction codes which are applied to the digital output signals in a primary correcting circuit for correcting for the offset and gain errors across channels.Filed by Analog Devices, Inc., granted 2005-08-02 — predates most of the corpus and is a useful reference point for calibration claim scope.

US6924755B1 — patent drawing 1US6924755B1 — patent drawing 2
View full filing
Most-cited records in this corpus
#Publication no.Patent titleCitations
1US8031094B2Touch controller with improved analog front end902
2US20110063154A1Touch controller with improved analog front end388
3US5736847APower meter for determining parameters of muliphase power lines246
4US5982315AMulti-loop SIGMA DELTA analog to digital converter223
5US6246258B1Realizing analog-to-digital converter on a digital programmable integrated circuit195
6US6185508B1Power meter for determining parameters of multi-phase power lines177
7US6694270B2Phasor transducer apparatus and system for protection, control, and management of electricity distribution sy…172
8US5408235ASecond order Sigma-Delta based analog to digital converter having superior analog components and having a pro…163
9US5329281AAnalog to digital converter with autoranging offset138
10US6243034B1Integrating analog to digital converter with improved resolution137

Citation counts favour older filings simply because they've had longer to accumulate citations within a searched corpus; treat this table as a map of past influence, not current competitive priority.

Each row carries its publication number; clicking a row searches Eureka by that number.

Source: Patsnap Eureka. Citation counts and representative records. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
Run it yourself

Put your own technology through the same analysis

 
Where to run it
Fastest

Eureka on the web

When you want the answer in the next five minutes.

The agent works the prompt against patents and technical literature, citing every source.

Run your analysis now →
For builders

MCP server & REST API

When it has to run inside your own pipeline.

Patent search, landscape analysis and assignee resolution as MCP tools. Drop them into any agent framework, or call REST directly.

Browse MCP servers →
Insights

What the numbers mean for a filing decision

Three patterns stand out once the raw counts are put in context: where the claim space is saturated, where citation weight sits, and where filing geography concentrates risk.

Concentration
2,156 / 2,271
records in H03M

Core architecture claims are nearly all in one subclass

H03M holds almost the entire corpus. A new SAR or sigma-delta architecture claim is filing into the most densely occupied classification in the dataset, not a sparse one — freedom-to-operate work should start here, not at the adjacent subclasses.

IPC composition, H03M vs. all others
Geography
1,219 US / 288 EPO / 208 CN
receiving office split

Filing strategy is still US-anchored

The United States receiving office carries more than half of all records, more than four times the EPO count and nearly six times China's. A design-around or clearance search that skips the US office is skipping the majority of the prior art.

Receiving office distribution
Collaboration
10 pairs
co-assignee pairings in the corpus

Co-filing is rare and narrow

Only ten co-assignee pairs appear across 2,271 families, and the strongest pairing is a foundry-and-design-house relationship rather than a cross-industry alliance. Most activity in this space is filed by single assignees working alone.

Co-assignee pair count
Momentum
0 in latest year
for several tracked assignees

Recent-year activity has gone quiet across named assignees

Several of the assignees tracked for recent-year momentum show zero filings in the latest year, with year-over-year drops of 50% to 100% among those that filed at all. Read this alongside the publication lag: it likely reflects reporting delay as much as an actual pullback.

Recent-year momentum by assignee
Eureka AI Agent
Looking for what nobody has claimed yet?

Eureka can read the same corpus for gaps instead of for coverage: under-claimed branches adjacent to analog-to-digital converter architectures, with the prior art for and against each one.

Find the white space →
Source: Patsnap Eureka. Co-assignee relationships and derived observations. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
Players

Who is filing, and where the gate sits

The named assignees in the recent-momentum data show near-zero latest-year activity, consistent with publication lag rather than a genuine exit from the field. The overall filing pattern — heavy H03M concentration, thin co-filing, US-anchored geography — points to a small set of incumbents defending established architecture claims while everyone else files singly.

Incumbent pattern
-50% to -100% YoY
latest-year change, tracked assignees

Established players show a pullback in the most recent year

Assignees tracked for recent momentum, including Texas Instruments, all show flat or declining latest-year counts. This is consistent with the corpus-wide publication lag rather than a real strategic exit, but it does mean the newest public record is thin for these names.

Recent-year momentum table
Filing structure
10 co-assignee pairs
across 2,271 families

Solo filing is the norm, not the exception

With only ten co-assignee pairings identified, most ADC architecture patents in this corpus are filed by a single entity. The strongest pairing links a foundry to a design-house partner, suggesting the rare collaborations that do exist follow a manufacturing relationship rather than a joint-research one.

Co-assignee pair analysis
Geographic gate
1,219 US filings
vs. 288 EPO, 208 CN

The US office is the primary gate to clear

More than half of all records in this corpus sit at the US receiving office. Any clearance search or licensing negotiation that treats the EPO or CNIPA filings as the primary battleground is looking in the wrong place first.

Receiving office distribution
🔍
Under-claimed sub-areas worth a closer look
Branches adjacent to the H03M core that carry comparatively thin claim density in this corpus.
Time-interleaved ADC skew calibrationPower-efficiency figure-of-merit optimisation circuitsCross-domain ADC-filter co-design (H03H overlap)Video-rate pipeline ADC linearisationDigital background calibration for SAR arrays
Rank all filers by momentum →
Recent-year filing momentum by assignee
AssigneeRecent yearYoY
Texas Instruments Incorporated1-50%
Sigma Sense Technology Co., Ltd.0-100%
Analog Devices, Inc.0
Broadcom Inc.0
Realtek Semiconductor Corp.0-100%
NXP B.V.0-100%
Qualcomm Incorporated0
Microchip Technology Incorporated0
Source: Patsnap Eureka. Assignee-level momentum. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
What's Next

Where to take this next

The landscape data points to specific next steps depending on whether the goal is clearance, licensing or new architecture filing.

Run a freedom-to-operate check against H03M

With 2,156 of 2,271 records sitting in H03M, any new SAR or sigma-delta claim needs a targeted clearance search in that subclass before drafting, not a broad scan across all eight IPC codes in this corpus.

Explore ADC prior art in Eureka

Watch the US receiving office first

Over half of all filings route through the US office. A monitoring watch that starts there, then expands to EPO and CNIPA, will catch competitive activity earlier than a jurisdiction-balanced approach.

Set up assignee tracking in Eureka

Test the under-claimed branches for a first-filer position

Time-interleaved skew calibration and power-efficiency figure-of-merit circuits show thinner claim density than the H03M core, which may leave room for a defensible first claim.

Map white space in Eureka
Source: Patsnap Eureka. Forward-looking reading of the same dataset. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP
FAQ

Common questions about ADC architecture patents

Answers are grounded in the same dataset. Derived from a Patsnap search on Analog-to-Digital Converter Architectures covering 2015–2026, data cut-off 2026-07-31. Counts reflect published records only and shift as new filings publish.Run this in Eureka MCP

Research Analog-to-Digital Converter Architectures in depth with Eureka

Go past this page: query the whole analog-to-digital converter architectures corpus yourself, in your own scope.
Every answer comes back with patent numbers you can open.

Try Eureka

Disclaimer. This page is generated from Patsnap Eureka data drawn from a limited snapshot of global patent and scientific-literature records, and is provided for general information and reference only.

Patent data carries inherent limitations: recent filings (typically the most recent 18–24 months) are under-counted due to standard publication lag; counts may be reported at either a patent-family or a patent-record basis and are not always directly comparable; classification, applicant-name, and citation data may contain errors, duplicates, or omissions; and the underlying search query defines and constrains the scope shown. As a result, the analysis may be incomplete or inaccurate and may not reflect the full technology landscape.

Nothing on this page constitutes an exhaustive prior-art, novelty, freedom-to-operate, or validity search, nor does it constitute legal, financial, investment, or professional advice, and it should not be relied upon as such. Any patent, commercial, or strategic decision should be verified independently and reviewed with qualified patent, legal, and domain professionals. Patsnap makes no warranties, express or implied, as to the accuracy, completeness, or fitness for any particular purpose of the information presented.

Machine translation. Assignee and organisation names originally recorded in Chinese, Japanese or Korean have been rendered into English by an AI translation step so that the tables stay readable. These renderings are best-effort and may not match a company’s registered English name; the original name is what the underlying patent record carries, and it is what any Eureka query launched from this page uses.

Help us improve this page

Found incorrect or outdated information? Let us know and we'll get it fixed.