Carbon Nanotube Transistor Technology — PatSnap Eureka
Carbon Nanotube Transistor Technology: Patent & Innovation Landscape
CNTFETs deliver near-ballistic carrier transport, sub-10-nm channel scalability, and transconductance exceeding 8,900 µS/µm — capabilities silicon CMOS cannot match at equivalent feature sizes. Explore the full patent and research landscape with PatSnap Eureka.
(Motorola Labs, SrTiO₃)
(Northwestern, array FET)
(IBM self-aligned CNT FET)
dataset span
Why Carbon Nanotube FETs Are a Post-Silicon Frontier
Carbon nanotube field-effect transistors (CNTFETs) exploit the quasi-one-dimensional electronic structure of single-walled carbon nanotubes (SWCNTs), whose chirality-defined bandgaps (typically 0.5–1.0 eV for semiconducting tubes) and ballistic mean free paths exceeding tens of nanometers make them ideal channel materials. As Moore's Law scaling enters the post-silicon era, CNT transistors have transitioned from single-device demonstrations to wafer-scale integration efforts and industry-backed product roadmaps.
Within this dataset, the technology field spans four major sub-domains: (1) individual-CNT FETs targeting logic at sub-10-nm nodes; (2) CNT thin-film transistors (TFTs) using random or aligned nanotube networks for large-area electronics; (3) CNT tunneling FETs (TFETs) pursuing sub-60 mV/decade switching; and (4) CNT-based complementary circuits integrating both p-type and n-type devices.
Peking University's doping-free contact-engineering approach — using Sc/Y for n-type and Pd for p-type contacts — demonstrated near-ballistic CMOS operation without introducing dopant-induced lattice disorder, a key differentiator from silicon technology. Huawei Technologies (filed KR, 2023) disclosed a field-effect transistor in which N CNTs embedded in a channel layer connect source and drain, enabling a wider effective channel and improved drive current, signaling active industrial engagement with CNT-channel FET architectures. According to WIPO, semiconductor patent filings in emerging channel materials have grown significantly over the past decade, with Asia-Pacific jurisdictions now leading activity.
CNTFET Patent & Performance Landscape at a Glance
Key metrics and jurisdiction patterns extracted from patent and literature records in the PatSnap Eureka dataset, spanning 2002–2023.
CNT Transistor Performance Metrics by Architecture
Transconductance, RF cut-off, voltage gain, and on-current benchmarks from peer-reviewed literature in this dataset.
Patent Jurisdiction Distribution in Dataset
KR leads with 10+ records, reflecting Samsung and Korean university programs; most recent active patents are KR (Huawei) and EP (Hon Hai).
Three-Phase Innovation Timeline: 2002–2023
CNTFET development progressed from foundational device physics through circuit demonstrations to industrial scaling over two decades.
CNT Transistor Application Domains by Commercialization Readiness
RF/IoT sensing and flexible displays face lower integration barriers than CMOS logic replacement; optoelectronics and interconnects represent complementary adoption paths.
Four Core CNTFET Architecture Clusters
The patent and literature landscape organises into four distinct technical clusters, each targeting different performance regimes and application domains.
Individual CNT Ballistic FETs with Engineered Contacts
The highest-performing devices exploit near-ballistic transport in short-channel (sub-100-nm) individual SWCNTs when contact Schottky barriers are minimized. IBM T. J. Watson Research Center demonstrated that self-aligned gate structures combined with charge-transfer p-doping convert ambipolar CNTs to unipolar devices with Ion/Ioff > 10⁶ and drive current increases of 2–3 orders of magnitude. Stanford University's 2004 work achieved near-ballistic transport at channel lengths down to 50 nm using ALD high-κ dielectrics and Pd contacts.
Ion/Ioff >10⁶ · Drive current +2–3 orders of magnitudeCNT Thin-Film Transistors for Large-Area & Flexible Electronics
Random or partially aligned CNT networks deposited from solution or by CVD form the basis of TFTs targeting flexible displays, wearables, and macroelectronics. Solution-processed networks typically achieve mobilities of 1–51 cm²/V·s and on/off ratios of 10³–10⁶ depending on semiconductor purity and network geometry. Hon Hai Precision Industry (Foxconn) holds an active EP patent (2018) on a CNT TFT in which semiconducting CNTs are oriented along the source-to-drain direction. The metallic CNT contamination problem (~33% metallic tubes) remains the key commercialization barrier for display backplane applications.
Mobility 1–51 cm²/V·s · On/off 10³–10⁶Complementary CNT CMOS Circuits & Hybrid Integration
A persistent challenge has been fabricating complementary (p- and n-type) CNT circuits monolithically. Incheon National University (KR, active, 2019) patented a CNT-based complementary FET using selective polyvinyl alcohol polymer cross-linking via photolithography for p-to-n-type conversion. Kookmin University (South Korea, 2020) demonstrated hybrid integration of p-type CNT TFTs with n-type amorphous IGZO TFTs to build complementary inverters and NAND/NOR gates. Chung-Ang University extended complementary CNT logic to textile substrates (2018), and Bergische Universität Wuppertal achieved inkjet-printed ambipolar and unipolar SWCNT transistors (2016).
Complementary logic · Textile substrates · Inkjet-printedVertical CNT FETs & Tunneling FETs
Vertical CNT transistors — where the nanotube is oriented perpendicular to the substrate — enable gate-all-around (GAA) electrostatics and ultra-dense integration. Samsung Electronics filed two Japanese patents (2002, 2009) for nano-sized vertical transistors using CNTs threaded through nanopores in alumina insulating films. IBM Corporation pursued vertical CNT FET arrays (KR, 2010). Separately, CNT tunneling FETs leverage the CNT bandgap to achieve sub-60 mV/decade subthreshold swing; Nisantasi University (Turkey, 2022) computationally demonstrated junctionless CNT TFETs with improved on-current using synergistic electrostatic and chemical doping. The vertical GAA structure is architecturally compatible with the nanosheet/nanowire trajectory the semiconductor industry is now pursuing, according to IEEE roadmap analyses.
GAA electrostatics · Sub-60 mV/decade · Post-FinFET alignedWhere CNT Transistors Are Being Deployed
From GHz RF front-ends to flexible OLED backplanes and quantum photonic integration, CNT FETs serve a broad and growing set of application verticals documented in this dataset.
High-Performance Logic & Computing
Stanford University's compact model work (2015) and the first CNT computer (2013) established benchmarks for energy-delay product advantages over silicon at equivalent gate lengths. Technical University of Munich (2014) benchmarked CNT-FETs as "clear frontrunners" for future CMOS switching below 10-nm gate lengths. Stanford's co-optimization framework (2015) addressed CNT variation impacts on circuit yield and noise margins, directly targeting digital IC deployment.
Flexible & Wearable Displays
Nanyang Technological University demonstrated CVD-grown SWNT network TFT drivers for 6×6 AM-OLED displays with mobility ~45 cm²/V·s and on/off ratio ~10⁵ (2015). Nagoya University's patent (JP, 2013) specified channel length and CNT coverage parameters optimized for display backplane TFTs. POSTECH (2020) included CNT TFTs in a technology roadmap for next-generation flexible display backplanes.
High-Frequency / RF Electronics
École Normale Supérieure and associated French institutions demonstrated single CNT transistors operating at GHz frequencies, with transit frequency fT ~50 GHz for short-channel top-gated devices (2008). Northwestern University's CNT array FETs achieved intrinsic current gain and power gain cut-off frequencies of 153 GHz and 30 GHz, respectively (2012). University of Jinan (2021) identified high-frequency transistors as a key post-Moore application vertical for CNTs, alongside 5G and cloud computing contexts.
Optoelectronics & Biomedical Sensing
Peking University reported a monolithic 3D CNT optoelectronic integrated circuit combining photovoltaic receivers, electrically driven transmitters, and signal-processing circuits, all fabricated via a CMOS-compatible low-temperature process (2017). RIKEN (Japan, 2021) achieved deterministic transfer of optical-quality CNTs to photonic crystal nanobeam cavities. University of Jinan (2021) summarized CNT applications in biomedical sensors, actuators, and brain-machine interfaces as key IoT-era directions, consistent with findings from NIH on nanotube biosensor platforms.
Key Patent Filers & Research Institutions in This Dataset
Among retrieved results, these assignees show the highest output volume and most recent active IP status. For a comprehensive view, explore the full dataset on PatSnap Eureka.
| Assignee | Type | Jurisdiction(s) | Key Contribution | IP Status |
|---|---|---|---|---|
| IBM T. J. Watson / IBM Corp. | Industrial R&D | US, IL, KR | Self-aligned CNT FETs, charge-transfer doping, vertical FET arrays; Ion/Ioff >10⁶ (2004–2013) | Mixed (some inactive) |
| Huawei Technologies | Industrial | KR | CNT-embedded channel FET with N CNTs connecting source and drain; wider effective channel width (2023) | Active ✓ |
| Hon Hai Precision (Foxconn) | Industrial | EP | Oriented semiconducting CNT TFT with CNTs aligned source-to-drain for improved current drive (2018) | Active ✓ |
| Samsung Electronics | Industrial | JP, KR | Nano-sized vertical CNT transistors threaded through alumina nanopores with wraparound gate (2002, 2009) | Inactive |
| Peking University | Academic | CN | Doping-free CMOS (Sc/Y n-type, Pd p-type contacts); voltage gain >160; 3D monolithic optoelectronic ICs (2011–2017) | Literature |
| Stanford University | Academic | US | Ballistic molecular transistors (Pd contacts, 50 nm channel), compact virtual-source model, circuit co-optimization (2004–2015) | Literature |
Track CNTFET patent activity as it happens
PatSnap Eureka monitors CNIPA, USPTO, EPO, and JPO filings in real time — set alerts for any assignee or technology cluster.
Five Signals Shaping the Next CNTFET Generation
Based on the most recent filings and publications in this dataset, five emerging directions are identifiable as frontiers for 2024 and beyond.
Deterministic & Chirality-Controlled CNT Placement
RIKEN's dry transfer technique (2021) enables sub-micron positioning of CNTs with defined chirality, removing a key obstacle to reproducible device fabrication. This direction is foundational for atomically precise technology nodes beyond silicon. The ability to deterministically transfer optical-quality CNTs to photonic crystal nanobeam cavities also opens quantum photonic device integration as a viable application pathway. The EPO has highlighted atomic-precision manufacturing as a strategic priority in its emerging technology monitoring.
RIKEN 2021 · Sub-micron placement accuracyHuawei-Driven Industrial CNT FET Integration
The active Huawei patent (KR, 2023) for CNT-embedded channel FETs in semiconductor structures represents the clearest signal in this dataset of major-company commercial development. The claim of wider effective channel width through CNT embedding may be a strategy to reduce density requirements for CNT alignment, lowering the purity barrier for commercial production. This filing should be monitored closely by IP teams tracking Chinese semiconductor innovation via PatSnap's customer intelligence platform.
Huawei KR active patent · 2023 · Most recent in datasetInkjet & CMOS-Compatible Printing of CNT Devices
Shizuoka University (2022) demonstrated inkjet-printed CNT-bundle FETs on CMOS-compatible platforms without surfactants, directly addressing process integration compatibility. This approach bypasses the need for wafer-scale CVD growth and lithographic patterning, offering a lower-cost path to CNT device fabrication. Bergische Universität Wuppertal (2016) had earlier demonstrated inkjet-printed ambipolar and unipolar SWCNT transistors for complementary logic circuits, establishing the feasibility of the printing approach.
Shizuoka Univ. 2022 · Surfactant-free · CMOS-compatibleTunneling FETs & Junctionless Phototransistors
The 2022 literature from Nisantasi University on junctionless CNT TFETs and from K. N. Toosi University of Technology on graphyne-nanotube TFETs signals growing activity in tunneling mechanisms to break the 60 mV/decade subthreshold swing barrier for sub-0.5 V supply operation. Separately, Technical University of Munich (2022) computationally assessed junctionless CNT phototransistors with sub-10-nm photogates, pointing to a convergence of CNT FET expertise with photodetection and sensing applications. Both directions are accessible through PatSnap's life sciences and deep tech analytics.
Sub-60 mV/decade · Sub-10-nm photogate · TU Munich 2022Carbon Nanotube Transistor Technology — key questions answered
Carbon nanotube FETs exploit the quasi-one-dimensional electronic structure of single-walled carbon nanotubes (SWCNTs), whose chirality-defined bandgaps (typically 0.5–1.0 eV) and ballistic mean free paths exceeding tens of nanometers make them ideal channel materials. Transconductance per channel width exceeding 8,900 µS/µm has been reported, far exceeding what planar silicon devices achieve at comparable gate lengths.
The most recently active patents in the dataset are held by Huawei Technologies (KR, active, 2023) for CNT-channel FETs integrated into semiconductor structures, and Hon Hai Precision Industry Co., Ltd. (Foxconn) (EP, active, 2018) for oriented CNT thin-film transistor structures for panel applications. Incheon National University Industry-Academic Cooperation Foundation also holds an active KR patent (2019) on complementary CNT FETs.
Beyond CMOS logic replacement, CNT transistors are actively pursued for: flexible and wearable OLED display backplanes (Nanyang Technological University demonstrated 6×6 AM-OLED drivers with mobility ~45 cm²/V·s); high-frequency RF electronics (Northwestern University's CNT array FETs achieved intrinsic cut-off frequencies of 153 GHz); optoelectronics and photonic integration (Peking University monolithic 3D CNT optoelectronic ICs); biomedical sensing and IoT; and IC interconnects as copper replacements.
The metallic CNT contamination problem gates commercialization of TFT applications. Across multiple retrieved results, the trade-off between on-conductance and on/off ratio in networks containing ~33% metallic tubes is a recurring limiting factor. Purification yield and cost must reach semiconductor-grade levels before CNT TFTs displace amorphous silicon or IGZO in display backplanes at scale.
Contact engineering remains the dominant performance differentiator. The gap between Schottky-barrier-limited and Ohmic-contact CNT FETs is 2–3 orders of magnitude in drive current. Palladium electrodes are used for p-type devices and potassium or scandium contacts for n-type devices. Peking University's doping-free approach using contact metals to define carrier type preserves the CNT's perfect lattice, yielding CMOS inverters with voltage gain exceeding 160.
Based on the most recent filings and publications (2021–2023), five emerging directions are identifiable: (1) deterministic and chirality-controlled CNT placement (RIKEN, 2021); (2) Huawei-driven industrial CNT FET integration (KR active patent, 2023); (3) inkjet and CMOS-compatible printing of CNT devices (Shizuoka University, 2022); (4) CNT tunneling FETs for ultra-low power sub-60 mV/decade switching; and (5) CNT phototransistors and junctionless optoelectronic devices (Technical University of Munich, 2022).
Still have questions? Let PatSnap Eureka answer them for you.
Ask Eureka AI About CNTFET PatentsAccelerate Your CNT Transistor R&D with AI-Powered Patent Intelligence
Join 18,000+ innovators already using PatSnap Eureka to map technology landscapes, identify white spaces, and monitor competitor IP in emerging semiconductor materials.
References
- Sub-20 nm Short Channel Carbon Nanotube Transistors — Infineon Technologies AG, 2004
- Quasi-ballistic carbon nanotube array transistors with current density exceeding Si and GaAs — University of Wisconsin-Madison, 2016
- Inkjet Printed Single-Walled Carbon Nanotube Based Ambipolar and Unipolar Transistors — Bergische Universität Wuppertal, 2016
- A Compact Virtual-Source Model for Carbon Nanotube FETs in the Sub-10-nm Regime — Stanford University, 2015
- Carbon nanotube electronics: recent advances — Peking University, 2014
- Carbon nanotube-based three-dimensional monolithic optoelectronic integrated system — Peking University, 2017
- Advances and Frontiers in Single-Walled Carbon Nanotube Electronics — Nanyang Technological University, 2021
- Applications of Carbon Nanotubes in the Internet of Things Era — University of Jinan, 2021
- Self-aligned carbon nanotube transistors with charge transfer doping — IBM T. J. Watson Research Center, 2005
- High Performance n-Type Carbon Nanotube Field-Effect Transistors with Chemically Doped Contacts — Stanford/Harvard/University of Florida, 2005
- High-performance carbon nanotube transistors on SrTiO3/Si substrates — Motorola Labs, 2004
- High performance of potassium n-doped carbon nanotube field-effect transistors — IBM Research Division, 2004
- Self-Aligned Ballistic Molecular Transistors and Electrically Parallel Nanotube Arrays — Stanford/Purdue/Harvard, 2004
- Field-effect transistors and their manufacturing methods and semiconductor structures — Huawei Technologies, KR active patent, 2023
- Carbon Nanotube Thin Film Transistor — Hon Hai Precision Industry Co., Ltd., EP active patent, 2018
- Complementary carbon nanotube field effect transistors and manufacturing method thereof — Incheon National University, KR active patent, 2019
- Nanosize vertical transistor using carbon nanotube and method of manufacturing the transistor — Samsung Electronics, JP, 2002
- Nano-sized vertical transistor using carbon nanotubes and its manufacturing method — Samsung Electronics, JP, 2009
- High-performance doping-free carbon-nanotube-based CMOS devices and integrated circuits — Peking University, 2011
- Fundamental Performance Limits of Carbon Nanotube Thin-Film Transistors Achieved Using Hybrid Molecular Dielectrics — Northwestern University, 2012
- Advancing CMOS with carbon electronics — Technical University of Munich, 2014
- Rapid Co-Optimization of Processing and Circuit Design to Overcome Carbon Nanotube Variations — Stanford University, 2015
- Carbon Nanotube Driver Circuit for 6×6 Organic Light Emitting Diode Display — Nanyang Technological University, 2015
- Single Carbon Nanotube Transistor at GHz Frequency — École Normale Supérieure / CEA Saclay, 2008
- High-frequency performance of scaled carbon nanotube array field-effect transistors — Northwestern University, 2012
- Deterministic transfer of optical-quality carbon nanotubes for atomically defined technology — RIKEN, 2021
- Precise Deposition of Carbon Nanotube Bundles by Inkjet-Printing on a CMOS-Compatible Platform — Shizuoka University, 2022
- Synergy of Electrostatic and Chemical Doping to Improve the Performance of Junctionless Carbon Nanotube Tunneling FETs — Nisantasi University, 2022
- Ultrahigh on/off-current ratio γ-graphyne-1 nanotube-based sub-10-nm TFET modeling — K. N. Toosi University of Technology, 2022
- Role of Junctionless Mode in Improving the Photosensitivity of Sub-10 nm CNT Field-Effect Phototransistors — Technical University of Munich, 2022
- Direct Application of CNTs Grown by CVD for IC Interconnection — Shanghai University, 2023
- WIPO — World Intellectual Property Organization: Semiconductor and emerging materials patent statistics
- IEEE — International Roadmap for Devices and Systems (IRDS): Post-FinFET architectures
- NIH — National Institutes of Health: Carbon nanotube biosensor research
- EPO — European Patent Office: Emerging technology patent monitoring
All data and statistics on this page are sourced from the references above and from PatSnap's proprietary innovation intelligence platform. This landscape is derived from a limited set of patent and literature records retrieved across targeted searches and represents a snapshot of innovation signals within this dataset only.
PatSnap Eureka searches patents and research to answer instantly.