FinFET Device Reliability (BTI/HCI) Patent Landscape
Taiwan Semiconductor Manufacturing Co. (TSMC) dominates this highly concentrated field, holding the leading position among a small set of foundry and IDM incumbents who collectively account for the majority of output among the top hundred filers. The field peaked in 2017 and has since eased materially, with foundry-device and process integration remaining the core technological focus.
TSMC leads a tightly consolidated foundry-dominated field
Taiwan Semiconductor Manufacturing Co. (TSMC) holds the top position in the applicant ranking, followed by SMIC Beijing and SMIC Shanghai (tied at second), IBM, and GlobalFoundries US. These five organizations together account for 67% of the combined patent records of the hundred largest filers, signaling an unusually concentrated competitive structure for a reliability-focused semiconductor sub-field.
The tier gap between the leader and the rest is substantial: TSMC’s count is nearly three times that of the next-ranked applicants. Beyond the top five, the field thins rapidly, with United Microelectronics, Intel, and a handful of others occupying a distant second tier. Academic and research-institute entrants — including East. China Normal University, EPFL, and the Indian Institute of Science — are present but numerically minor.
| # | Applicant | Patent records | Share |
|---|---|---|---|
| 1 | Taiwan Semiconductor Manufacturing Co. (TSMC) | 77 | |
| 2 | SMIC (Semiconductor Manufacturing International Corporation) Beijing | 27 | |
| 3 | SMIC (Semiconductor Manufacturing International Corporation) Shanghai | 27 | |
| 4 | IBM (International Business Machines Corporation) | 20 | |
| 5 | GlobalFoundries US Inc. | 18 | |
| 6 | United Microelectronics Corporation (UMC) | 13 | |
| 7 | Intel Corporation | 12 | |
| 8 | Avago Technologies International Sales Pte. Ltd. | 6 | |
| 9 | Integrated Silicon Solution Inc. (ISSI) | 6 | |
| 10 | Renesas Electronics Corporation | 6 |
| # | Applicant | Patent records | Share |
|---|---|---|---|
| 11 | Wolfspeed Inc. | 5 | |
| 12 | Elpis Technologies Inc. | 4 | |
| 13 | East China Normal University | 3 | |
| 14 | Semiconductor Components Industries LLC (onsemi) | 3 | |
| 15 | NXP USA Inc. | 3 | |
| 16 | GlobalFoundries Singapore Pte. Ltd. | 2 | |
| 17 | Institute of Microelectronics, Chinese Academy of Sciences | 2 | |
| 18 | James D. Welch (individual) | 2 | |
| 19 | École Polytechnique Fédérale de Lausanne (EPFL) | 2 | |
| 20 | Indian Institute of Science | 2 |
TSMC’s dominant position implies deep integration of BTI/HCI reliability work into its core process-node development cycles rather than discrete product programs, making it difficult for challengers to erode this lead without matching full-node development infrastructure. The foundry-heavy composition of the top tier also suggests that reliability IP is primarily developed as process-embedded know-how, not as standalone device-level innovation.
Patent publications typically lag filings by 18–24 months, so records from 2024 onward are likely under-counted and should not be treated as indicative of current activity levels. Longer-window growth, applicant concentration, and technology-route coverage are therefore more reliable signals than the latest-year bar alone.
Activity peaked in 2017 and has eased; semiconductor device classes dominate the technology mix
The annual filing trend and technology composition charts together reveal a field in late-cycle consolidation: new filings have declined from a 2017 high, and the technology mix is overwhelmingly concentrated in core semiconductor device classes with limited diversification into adjacent branches.
Annual filing trend
Filings reached their highest recorded level in 2017 and have trended downward since, consistent with a field where the primary architectural reliability challenges of FinFET BTI and HCI were most actively addressed during the early scaling ramp. Years from 2024 onward are subject to publication lag and should be interpreted cautiously — apparent near-zero values likely understate actual activity.
↗ Hover for values · click a bar to ask EurekaTechnology composition
H01L (Semiconductor devices) and H10D (Semiconductor devices — general) account for the large majority of IPC branch coverage, reflecting the device-physics and process-integration focus of the corpus. H10B (Memory device manufacture) and H10P form the next tier, pointing to reliability concerns extending into embedded memory and power-related FinFET contexts. Branches such as G11C, H10N, and G01N each represent small fractions, indicating these adjacent areas are sparsely covered relative to core device classes.
↗ Hover for values · click a bar to ask EurekaHighly cited patent families surfaced by the query
Citation-heavy patent families returned by the query. Use this section as citation context, not as a curated list of the most topic-specific patents.
Method to improve gate dielectric quality for finfet
A method for manufacturing a semiconductor device includes providing a substrate structure comprising a substrate, a plurality of fins on the substrate and a hardmask on the fins, forming an insulating layer on the substrate structure covering the fins and the hardmask, removing a portion of the insulating layer by etching to expose the hardmask, removing… (excerpt from the patent abstract)
| # | Patent | Citations |
|---|---|---|
| 1 | Enabling enhanced reliability and mobility for rep… | 411 |
| 2 | FinFET split gate EEPROM structure and method of i… | 287 |
| 3 | Pull-back method of forming fins in FinFets | 84 |
| 4 | Fin-type field effect transistors (finfets) with r… | 81 |
| 5 | Source and Drain Formation Technique for Fin-Like … | 49 |
| 6 | Degradation correction for finfet circuits | 49 |
| 7 | Oxide/nitride stacked in FinFET spacer process | 49 |
| 8 | High-reliability, low-resistance contacts for nano… | 46 |
Ranked by total forward citations. Citation counts favour older and broadly cited patent families, and broad or adjacent patents may appear when they match the search scope. Treat this section as citation context, not as a curated list of the most topic-specific patents. Some patent titles may be shown in their original, non-English language where an accurate translation could not be guaranteed.
What the competitive structure means for R&D investment decisions
The combination of high concentration, a post-peak lifecycle, and foundry-led authorship shapes a specific set of strategic implications for teams evaluating entry, differentiation, or licensing in this space.
Field is in decline from a 2017 peak
The lifecycle assessment places this field in a Decline stage: annual filing volume has eased back from its 2017 peak and has continued to fall through the most recent reliably counted years. This pattern is consistent with the foundry industry having worked through the primary BTI/HCI reliability challenges associated with the initial FinFET scaling generations. New R&D investment is most defensible where it addresses reliability in emerging FinFET variants (e.g., gate-all-around transitions) rather than recapitulating solved problems in established node architectures.
Lifecycle: DeclineTop five filers control two-thirds of ranked output
The top five applicants — TSMC, SMIC Beijing, SMIC Shanghai, IBM, and GlobalFoundries US — hold 67% of the combined patent records among the hundred largest filers. This degree of concentration is characteristic of a capital-intensive, process-node-coupled technology where meaningful IP generation requires full-node fabrication capability. Smaller entrants and academics are present but numerically marginal, limiting the likelihood of disruptive challenge from outside the foundry/IDM tier in the near term.
High concentrationIBM–GlobalFoundries and SMIC Beijing–Shanghai are the dominant co-filing pairs
The most active co-applicant relationship is between SMIC Beijing and SMIC Shanghai, which jointly filed on 27 patent records — consistent with a shared internal reliability program across SMIC’s two principal entities. IBM and GlobalFoundries co-filed on 7 records, reflecting the historical joint-development relationship between those organizations. IBM also co-filed with STMicroelectronics and JSR on 2 records each, and GlobalFoundries co-filed with STMicroelectronics on 2 records, indicating a modest broader ecosystem of process-research partnerships around this topic.
Foundry co-filingUnited States is the primary filing jurisdiction by a wide margin
The United States accounts for the largest share of patent records among all jurisdictions covered, with Taiwan and China each receiving substantially fewer filings. Europe (EPO), India, Germany, Japan, and WIPO (PCT) each represent small fractions of the total. The US-centric filing pattern reflects both the location of the leading applicants’ IP counsel and the importance of the US market for semiconductor IP enforcement. Teams targeting freedom-to-operate in non-US markets may find relatively less prior art density in those jurisdictions.
US-centric filingGo beyond the landscape: Eureka’s TRIZ Solution agent breaks down an R&D problem and returns patented concept solutions, each with a technical approach and cited patent & literature evidence.
| Applicant | Collaborator | Co-filings |
|---|---|---|
| SMIC (Semiconductor Manufacturing International Corporation) Beijing | SMIC (Semiconductor Manufacturing International Corporation) Shanghai | 27 |
| IBM (International Business Machines Corporation) | GlobalFoundries Inc. | 7 |
| IBM (International Business Machines Corporation) | STMicroelectronics Inc. | 2 |
| IBM (International Business Machines Corporation) | JSR Corporation | 2 |
| GlobalFoundries Inc. | STMicroelectronics Inc. | 2 |
Co-filing pairs, ranked by the number of jointly-filed patent families.
TSMC leads; Wolfspeed is a new entrant signaling wide-bandgap interest
The player landscape is defined by a single dominant foundry incumbent and a set of second-tier foundry and IDM organizations, all concentrated in core semiconductor device IPC classes. Momentum data reveal one established leader with a declining recent trajectory and one emerging entrant from a distinct technology segment.
Taiwan Semiconductor Manufacturing Co.
TSMC ranks first with 77 patent records, focused entirely across H01L semiconductor device subclasses covering device physics, process integration, and array-level reliability. Recent momentum shows a –31% trend versus the prior period, consistent with the field-wide post-peak pattern rather than a loss of competitive position. TSMC’s breadth across H01L 29, H01L 21, and H01L 27 subclasses indicates reliability IP embedded throughout its process development pipeline.
patent records: 77Wolfspeed Inc.
Wolfspeed enters the ranked corpus as a new entrant with 5 patent records, concentrated in H01L 29 and H10D 62 — subclasses associated with wide-bandgap and power semiconductor device structures. This positioning is technically distinct from the leading foundry applicants’ CMOS-centric focus, suggesting Wolfspeed’s BTI/HCI reliability work is directed at SiC or GaN FinFET-adjacent power device contexts rather than logic scaling. As a new entrant, its trajectory should be monitored to determine whether this represents a sustained program or early-stage exploration.
patent records: 5| Applicant | Recent (3 yrs) | Trend |
|---|---|---|
| Taiwan Semiconductor Manufacturing Co. (TSMC) | 20 | ▼ -31% |
| Wolfspeed Inc. | 1 | ▲ new entrant |
Memory and power-device branches are under-served relative to core logic reliability
Several IPC branches adjacent to the dominant H01L and H10D classes show low patent-record counts relative to their technical relevance to FinFET reliability, representing areas where incremental research programs could find less crowded IP space. These are observations of relative sparsity, not validated commercial opportunities.
H10B · Memory device manufacture
H10B accounts for a small fraction of corpus records despite embedded SRAM and Flash being among the most reliability-sensitive FinFET circuit blocks — BTI and HCI degradation directly affect memory cell stability and data retention. The relative sparsity of dedicated H10B filings suggests that memory-specific reliability mechanisms (e.g., cell-level Vt drift under BTI in FinFET SRAM bitcells) are an under-documented area. Teams with embedded memory integration expertise and access to foundry reliability test vehicles could find a defensible entry point here, though the declining overall field activity limits near-term urgency.
Search this in Eureka →H10N · Other electric solid-state devices
H10N carries only a small number of records in this corpus, despite the growing relevance of unconventional channel materials (2D materials, ferroelectric gate stacks) to next-generation FinFET and gate-all-around reliability. BTI mechanisms in ferroelectric-HfO2 or MoS2-channel FinFETs represent technically distinct degradation pathways not well covered by existing H01L-centric filings. This branch is observationally sparse and would require novel materials characterization capability as an entry prerequisite; it is best framed as a watch area rather than an immediate opportunity.
Search this in Eureka →Frequently asked questions
The corpus covers 152 patent families focused on FinFET device reliability topics including BTI (bias temperature instability) and HCI (hot carrier injection).
Taiwan Semiconductor Manufacturing Co. (TSMC) holds the top position in the applicant ranking, followed by SMIC Beijing and SMIC Shanghai (tied), IBM, and GlobalFoundries US.
The field is assessed as being in a Decline stage. Annual filing volume peaked in 2017 and has eased materially since then, reflecting that the primary BTI/HCI reliability challenges in established FinFET node generations have largely been addressed by leading foundries.
The United States is the leading filing jurisdiction by a substantial margin, followed at a distance by Taiwan, China, and Europe (EPO). India, Germany, Japan, and WIPO (PCT) each account for small numbers of records.
Yes. The most active co-applicant pair is SMIC Beijing and SMIC Shanghai with 27 jointly filed records. IBM and GlobalFoundries co-filed on 7 records, and IBM also co-filed with STMicroelectronics and JSR on 2 records each. GlobalFoundries and STMicroelectronics co-filed on 2 records.
H10B (Memory device manufacture), H10N (Other electric solid-state devices), H10W, and G11C (Static and digital memories) are the most sparsely covered branches relative to the dominant H01L and H10D classes. These represent under-served areas where FinFET reliability research intersects with embedded memory and novel device structures.
Built on Patsnap Open Platform
This report’s underlying patent dataset — filings, assignees, technology clusters — is open for developers via MCP and REST API. Free to start, 10,000 credits, no credit card required.
Disclaimer. This page is generated from Patsnap Eureka data drawn from a limited snapshot of global patent and scientific-literature records, and is provided for general information and reference only.
Patent data carries inherent limitations: recent filings (typically the most recent 18–24 months) are under-counted due to standard publication lag; counts may be reported at either a patent-family or a patent-record basis and are not always directly comparable; classification, applicant-name, and citation data may contain errors, duplicates, or omissions; and the underlying search query defines and constrains the scope shown. As a result, the analysis may be incomplete or inaccurate and may not reflect the full technology landscape.
Nothing on this page constitutes an exhaustive prior-art, novelty, freedom-to-operate, or validity search, nor does it constitute legal, financial, investment, or professional advice, and it should not be relied upon as such. Any patent, commercial, or strategic decision should be verified independently and reviewed with qualified patent, legal, and domain professionals. Patsnap makes no warranties, express or implied, as to the accuracy, completeness, or fitness for any particular purpose of the information presented.