Eureka on the web
When you want the answer in the next five minutes.
The agent works the prompt against patents and technical literature, citing every source.
Run your analysis now →A patent landscape review of vertical GaN transistor filings: leading assignees, filing trends, IPC composition and white space, built from 330 records published 2015-2026.
Filing growth = 2021 (15 records) → 2024 (18); 2024 is the last year we treat as complete. Top-5 share = the 5 largest assignees ÷ all 330 records in scope (CR5), not the ranked leaders only.
Vertical GaN transistor architectures move current through the thickness of the device rather than laterally across its surface, a geometry that promises higher breakdown voltage and better thermal handling than lateral HEMT designs. The patent record captured here spans 330 published records from 2015 through the 2026 cut-off, drawn from filings that describe vertical GaN structures directly in their claims or that combine vertical transistor claims with core semiconductor-device IPC classes. Publication lag means the last one to two years of filings are still arriving, so the most recent counts understate real filing activity.
The dataset is built from patent families rather than raw document duplicates, which keeps continuation filings and multi-jurisdiction copies of the same invention from inflating any single company's apparent output. That matters here because a handful of assignees file heavily across multiple offices, and family-level counting is what keeps the concentration figures honest.
Two views of the same 330-record dataset: how filing volume has moved year over year, and how those records break down across IPC subclasses. Both use the full record set as the denominator.
Annual filings rose from 23 in 2017 to a peak of 24 in 2020, held in a similar band through the low-to-mid twenties, then grew 20% from 2021 (15) to 2024 (18) in the last span unaffected by publication lag. 2025 and 2026 figures are partial by construction and should not be read as a slowdown.
Publication lags filing by roughly 18 months, so 2025 onwards are still filling in. Growth rates on this page therefore end at 2024; running them to the last bar would understate the field.
H01L (semiconductor devices generally) covers 91.8% of the 330 records and H10D (semiconductor devices, general) covers 53.9%, confirming that most filings sit squarely in core device structure claims. Smaller subclasses — H10P at 7.9%, H03K at 7.0%, H10W at 6.4%, H10N at 2.7%, H10B at 1.8% and H01S at 1.5% — mark where circuit integration, memory-adjacent manufacture and optoelectronic crossover claims are comparatively rare, since a record can carry more than one class these shares sum above 100%.
Shares are the percentage of the 330 records in scope. A patent can carry several IPC classes, so the shares add up to more than 100%.
This page is one run against one query. Ask Eureka your own question about power semiconductors: vertical gan transistor patent landscape and every answer comes back with the patent numbers behind it.
Try EurekaThe filing describes a vertical GaN transistor built from a conductive GaN substrate, a drift n-GaN layer, and a channel-insulating GaN layer where residual donors are compensated by impurities and defects, topped with a contacting n+ GaN layer. Source and gate electrodes sit on the front and along the channel, while the drain electrode is placed on the substrate backside — a fully vertical current path through compensated, insulating GaN rather than a conventional doped channel.Filed by Elektrotechnický ústav SAV, published 2019-05-31.
| # | Publication no. | Patent title | Citations |
|---|---|---|---|
| 1 | US20050258451A1 | Methods of fabricating nitride-based transistors having regrown ohmic contact regions and nitride-based trans… | 261 |
| 2 | US20140353574A1 | Field effect transistor structure comprising a stack of vertically separated channel nanowires | 121 |
| 3 | US20070295993A1 | Low Density Drain HEMTs | 104 |
| 4 | US20150255547A1 | III-Nitride High Electron Mobility Transistor Structures and Methods for Fabrication of Same | 98 |
| 5 | US20050258450A1 | Semiconductor devices having a hybrid channel layer, current aperture transistors and methods of fabricating … | 91 |
| 6 | US20160240471A1 | EMBEDDED PACKAGING FOR DEVICES AND SYSTEMS COMPRISING LATERAL GaN POWER TRANSISTORS | 83 |
| 7 | US20130307513A1 | High voltage field effect transistors | 79 |
| 8 | US20160307826A1 | PACKAGING SOLUTIONS FOR DEVICES AND SYSTEMS COMPRISING LATERAL GaN POWER TRANSISTORS | 70 |
| 9 | US20050040432A1 | Light emitting device and method | 66 |
| 10 | US20100084687A1 | Aluminum gallium nitride/gallium nitride high electron mobility transistors | 64 |
Citation counts favour older filings simply because they have had more time to accumulate references; treat them as a signal of influence on the field, not of current commercial relevance.
Each row carries its publication number; clicking a row searches Eureka by that number.
When you want the answer in the next five minutes.
The agent works the prompt against patents and technical literature, citing every source.
Run your analysis now →When it has to run inside your own pipeline.
Patent search, landscape analysis and assignee resolution as MCP tools. Drop them into any agent framework, or call REST directly.
Browse MCP servers →Concentration, growth and classification data each point to a different decision: where competitors are entrenched, whether the field is still expanding, and which technical corners remain open.
A leader at 20 records and a fifth-place filer at 13 shows a real gap between the front and the pack, but the top 5 combined still only account for 24.8% of all 330 records. That leaves the majority of the field to a long tail of single- and low-filing entrants, meaning freedom-to-operate analysis cannot rely on watching one or two firms.
Filings grew from 15 in 2021 to 18 in 2024, a 20% rise over the only recent span not muddied by publication lag. That is measured growth rather than a land-rush, consistent with a technology moving from proof-of-concept toward qualification rather than an emerging hype cycle.
H01L and H10D between them cover the bulk of filings, meaning most inventive effort is going into the transistor structure itself — layer stacks, channel design, electrode placement. Subclasses tied to circuit integration (H03K), packaging-adjacent work (H10W) and optoelectronic crossover (H01S) sit in single digits, which is where structural claim space is least occupied.
The most-cited record in the dataset concerns regrown ohmic contact regions in nitride-based transistors, filed well before the current wave of vertical-specific claims. High citation counts here reflect age and foundational status inside this corpus rather than present commercial weight, and should be read alongside the newer, lower-citation vertical-architecture claims rather than instead of them.
Eureka can read the same corpus for gaps instead of for coverage: under-claimed branches adjacent to power semiconductors: vertical gan transistor patent landscape, with the prior art for and against each one.
The dataset points to a field with clear structural leaders but wide open claim territory around integration and packaging. The next step is turning that into a specific filing or freedom-to-operate decision.
Subclasses like H10N, H10B and H01S each cover under 3% of records, suggesting device integration and optoelectronic crossover claims around vertical GaN are comparatively open. A deeper claim-chart pass on those subclasses would confirm exactly where a first-filed claim could sit.
Explore white space in EurekaWith the top 5 assignees holding only 24.8% of the 330 records, most competitive activity comes from entrants outside the ranked leadership. Ongoing monitoring of new filers matters as much as watching the incumbent with 20 records.
Set up assignee tracking in EurekaThe five most-cited records anchor decades of nitride-transistor claim language; any new vertical GaN filing should be checked against their claim scope before drafting, particularly around ohmic contact regrowth and channel layer structure.
Run a claim comparison in EurekaAcross the 330 records in this dataset, the top filer holds 20 records and the fifth-ranked assignee holds 13, with the top 5 combined accounting for 24.8% of all records in scope. That leaves the majority of filings spread across a long tail of companies and research institutes with smaller counts. Because the ranking runs to 100 companies rather than a short list, no single firm controls the field, and monitoring needs to extend well beyond the handful of names at the top.
Filings rose from 15 in 2021 to 18 in 2024, a 20% increase over the most recent three-year span not affected by publication lag. Earlier years show a peak of 24 filings in 2020 after climbing from 23 in 2017, so the field has been filing at a fairly steady pace rather than accelerating sharply or declining. Counts for 2025 and 2026 appear lower only because publication typically lags actual filing by around 18 months, not because activity has dropped.
H01L (semiconductor devices generally) touches 91.8% of the 330 records and H10D (semiconductor devices, general) touches 53.9%, meaning the overwhelming majority of patent activity concerns core transistor structure: layer stacks, channel design and electrode placement. Subclasses tied to pulse/logic circuitry (H03K), packaging-related work (H10W) and device integration (H10N) each cover under 8% of records, marking them as comparatively lighter-filed technical corners within the same broad field.
WO2019103698A1, filed by Elektrotechnický ústav SAV and published in 2019, describes a vertical GaN transistor built around an insulating channel layer where residual donors are compensated by impurities and defects, sandwiched between a drift n-GaN layer and a contacting n+ GaN layer, with the drain electrode placed on the substrate backside. This fully vertical current path through a compensated, insulating channel is a distinct approach from conventional doped-channel vertical GaN designs. Anyone drafting claims around insulating-channel vertical GaN structures should review its scope closely before finalising claim language.
The IPC composition shows lighter filing in subclasses adjacent to the core transistor structure claims: H10N (other electric solid-state devices) at 2.7% of records, H10B (memory device manufacture) at 1.8%, and H01S (lasers and stimulated emission) at 1.5%. These lower shares suggest device integration, memory-adjacent manufacture, and optoelectronic crossover applications of vertical GaN remain comparatively under-claimed relative to the dense core structural claim space in H01L and H10D. That does not mean the technology is easy to build, only that fewer claims currently occupy that space.
Go past this page: query the whole power semiconductors: vertical gan transistor patent landscape corpus yourself, in your own scope.
Every answer comes back with patent numbers you can open.
Disclaimer. This page is generated from Patsnap Eureka data drawn from a limited snapshot of global patent and scientific-literature records, and is provided for general information and reference only.
Patent data carries inherent limitations: recent filings (typically the most recent 18–24 months) are under-counted due to standard publication lag; counts may be reported at either a patent-family or a patent-record basis and are not always directly comparable; classification, applicant-name, and citation data may contain errors, duplicates, or omissions; and the underlying search query defines and constrains the scope shown. As a result, the analysis may be incomplete or inaccurate and may not reflect the full technology landscape.
Nothing on this page constitutes an exhaustive prior-art, novelty, freedom-to-operate, or validity search, nor does it constitute legal, financial, investment, or professional advice, and it should not be relied upon as such. Any patent, commercial, or strategic decision should be verified independently and reviewed with qualified patent, legal, and domain professionals. Patsnap makes no warranties, express or implied, as to the accuracy, completeness, or fitness for any particular purpose of the information presented.
Machine translation. Assignee and organisation names originally recorded in Chinese, Japanese or Korean have been rendered into English by an AI translation step so that the tables stay readable. These renderings are best-effort and may not match a company's registered English name; the original name is what the underlying patent record carries, and it is what any Eureka query launched from this page uses.