Eureka on the web
When you want the answer in the next five minutes.
The agent works the prompt against patents and technical literature, citing every source.
Run your analysis now →Filing growth compares 2021 (16 records) with 2024 (5) — a three-year span. 2024 is the most recent year we treat as complete: publication lags filing by roughly 18 months, so 2025 onwards are still filling in and any growth rate that ends there would understate the field. Top-5 share is the combined record count of the five largest assignees divided by all 328 records in scope (CR5), not by the ranked leaders only.
This landscape tracks 328 published records filed against threshold voltage instability, bias temperature instability (BTI) and related gate bias drift language, together with qualification test methods used to detect and quantify the effect. The scope spans positive and negative bias temperature instability, measurement-delay artefacts in test methodology, and the device and circuit structures used to monitor drift over time. Records run from 2015 through the 2026 data cut-off, with the most recent year necessarily undercounted because publication lags filing by roughly eighteen months.
The dataset draws on assignee filings, IPC classification and receiving-office data to show where claim density is highest, which organisations have built the deepest filing positions, and where the technology composition thins out into adjacent measurement and memory disciplines rather than the core device structure alone.
Two views of the same 328-record dataset: the filing trend by year, and the IPC subclasses that recur across records.
Annual filings opened at 19 in 2017, climbed to a peak of 21 in 2022, and have declined since toward 1 in 2026 — a partial year that will revise upward as later publications land. The flat-to-declining shape through the midpoint year suggests the core patenting wave for BTI detection and mitigation techniques has already crested, though qualification-methodology filings may still be working through the pipeline.
H01L (semiconductor devices) anchors the field at 32.3% of the 328 records in scope, but G01R (electric and magnetic measurement, 23.5%) and G11C (static and digital memories, 21.6%) are close behind — a reminder that a large share of this landscape is about detecting and characterising drift, not just the device structures that exhibit it. H03K pulse and logic circuits (17.7%) and H10D general semiconductor devices (14.9%) round out the recurring classes; because records can carry multiple IPC codes, these shares sum to more than 100%.
Shares are the percentage of the 328 records in scope. A patent can carry several IPC classes, so the shares add up to more than 100%.
This page is one run against one query. Ask Eureka your own question about threshold voltage instability in sic power devices and every answer comes back with the patent numbers behind it.
Try EurekaA ring oscillator circuit for measurement of negative bias temperature instability effect and/or positive bias temperature instability effect includes a ring oscillator having first and second rails, and an odd number (at least 3) of repeating circuit structures. Each repeating structure includes an input and output terminal, a first p-type transistor with a gate and drain-source terminals coupled to the first rail and selectively to the output, and a corresponding n-type transistor coupled to the second rail.Filed by International Business Machines Corporation; issued 2013-06-04.


| # | Publication no. | Patent title | Citations |
|---|---|---|---|
| 1 | US8432751B2 | Memory cell using BTI effects in high-k metal gate MOS | 188 |
| 2 | US6731179B2 | System and method for measuring circuit performance degradation due to PFET negative bias temperature instabi… | 99 |
| 3 | US20100107166A1 | Scheduler for processor cores and methods thereof | 90 |
| 4 | US20030189465A1 | System and method for measuring circuit performance degradation due to PFET negative bias temperature instabi… | 85 |
| 5 | US20130015876A1 | Apparatus and method for measuring degradation of CMOS VLSI elements | 55 |
| 6 | US6456104B1 | Method and structure for in-line monitoring of negative bias temperature instability in field effect transist… | 54 |
| 7 | US20140077313A1 | Transistor device and fabrication method | 51 |
| 8 | US20090189703A1 | Circuits and design structures for monitoring NBTI (negative bias temperature instability) effect and/or PBTI… | 51 |
| 9 | US20030233624A1 | Method for predicting the degradation of an integrated circuit performance due to negative bias temperature i… | 42 |
| 10 | US20130021864A1 | Array Power Supply-Based Screening of Static Random Access Memory Cells for Bias Temperature Instability | 39 |
Citation counts are drawn from the searched corpus only and skew toward older filings; treat them as a signal of influence within this dataset, not a ranking of current technical relevance.
Each row carries its publication number; clicking a row searches Eureka by that number.
When you want the answer in the next five minutes.
The agent works the prompt against patents and technical literature, citing every source.
Run your analysis now →When it has to run inside your own pipeline.
Patent search, landscape analysis and assignee resolution as MCP tools. Drop them into any agent framework, or call REST directly.
Browse MCP servers →Three read-throughs from the concentration, timing and classification data above.
Five assignees hold 135 of the 328 records in scope, a 41.2% share, and the top ten push that to 58.8%. Below that line the ranking runs to 99 companies total, most holding only a handful of families — a classic concentrated-core, long-tail structure rather than a fragmented field.
Annual counts ran 19 in 2017 and reached their high of 21 in 2022 before declining toward the present. With 2022 as the midpoint showing the peak rather than continued growth, new entrants are filing into a field whose core structural claims were largely staked earlier in the window.
G01R measurement claims and G11C memory claims each touch roughly a fifth to a quarter of the 328 records, nearly matching H01L device claims at 32.3%. A filer focused only on device structure risks missing where measurement and characterisation claims already sit.
Eureka can read the same corpus for gaps instead of for coverage: under-claimed branches adjacent to threshold voltage instability in sic power devices, with the prior art for and against each one.
The leader board is short and the drop-off after the top ten is sharp; recent-year momentum has slowed across nearly every named assignee.
The leading assignee holds 39 records against a fifth-place count of 16 and a tenth-place count of 9 — a steep early drop that marks a genuine leader rather than a cluster of near-equal filers.
Among the named assignees tracked for recent momentum, only one shows any filing at all in the latest year, and that count is a single record. The rest show zero, consistent with the broader decline from the 2022 peak.
Ten co-assignee pairs appear in the dataset, and the strongest link — eight shared records — connects two entities within the same corporate group rather than an cross-company partnership. External collaboration on this specific problem is not yet a dominant pattern.
| Assignee | Recent year | YoY |
|---|---|---|
| Texas Instruments Inc. | 1 | — |
| International Business Machines Corporation | 0 | — |
| General Electric Company | 0 | — |
| Semiconductor Manufacturing International (Shanghai) Corporation | 0 | — |
| GlobalFoundries Inc. | 0 | — |
| Intel Corporation | 0 | — |
| Interuniversity Microelectronics Centre (imec) | 0 | — |
| Taiwan Semiconductor Manufacturing Co., Ltd. | 0 | -100% |
The dataset points to a field with a settled leadership core and a cooling filing rate — the open questions are about the edges, not the centre.
G01R and G11C classes touch nearly half the dataset between them; a closer read of which assignees hold measurement claims versus device claims would clarify whether the two are typically bundled or filed separately.
Explore IPC overlap in EurekaThe decline toward 2026 is partly a publication-lag artefact. Tracking filings as later data lands will show whether 2022 was a genuine peak or a temporary lull.
Track filing trends in EurekaWith one assignee holding 39 of 328 records, any new filing in the core device-and-detection space should be checked against that portfolio specifically, not just the field average.
Run a freedom-to-operate check in EurekaThreshold voltage instability refers to a shift in a transistor's turn-on voltage over time, most commonly studied as negative or positive bias temperature instability (NBTI/PBTI) in MOS devices. Patent filings in this space cover both the underlying device or material fixes and the measurement circuits used to detect and quantify the drift. In this dataset the topic spans 328 records filed between 2015 and the 2026 cut-off, with claims split across semiconductor device structure, electrical measurement and memory-array classes.
The ranking covers 99 assignees, with a single leader holding 39 records against a fifth-place count of 16 and a tenth-place count of 9 — a sharp drop-off that marks a clear leader rather than several near-equal filers. The top five assignees together hold 135 of the 328 records in scope, 41.2% of the field, and the top ten hold 58.8%. Below the top ten the field spreads into a long tail of low-count filers.
Filing activity has slowed. Annual counts opened at 19 in 2017, rose to a peak of 21 in 2022, and have since declined toward 1 in 2026 — though that final year is partial and will revise upward as later filings publish, since publication typically lags filing by around 18 months. Treat the most recent one to two years of any trend chart in this space as understated rather than as evidence of a sudden drop-off.
US8456247B2 covers a ring oscillator circuit for measuring NBTI and/or PBTI effects, using an odd number of repeating p-type and n-type transistor structures across two rails. It is one of the most-cited records in this dataset and represents a specific circuit-level detection approach rather than a broad claim over BTI measurement generally. Anyone designing a monitoring circuit in this space should review its specific transistor-and-rail architecture rather than assume it blocks all ring-oscillator-based drift detection.
The clearest gaps sit adjacent to the dense core: qualification test method standardisation, measurement-delay artefact correction, and gate bias drift compensation specifically within memory arrays each show lower filing density than the core H01L device and G01R measurement classes. Cross-jurisdiction PCT filing is also comparatively light relative to US-only filing. These are branches worth checking for freedom to operate before assuming the space is fully occupied.
Go past this page: query the whole threshold voltage instability in sic power devices corpus yourself, in your own scope.
Every answer comes back with patent numbers you can open.
Disclaimer. This page is generated from Patsnap Eureka data drawn from a limited snapshot of global patent and scientific-literature records, and is provided for general information and reference only.
Patent data carries inherent limitations: recent filings (typically the most recent 18–24 months) are under-counted due to standard publication lag; counts may be reported at either a patent-family or a patent-record basis and are not always directly comparable; classification, applicant-name, and citation data may contain errors, duplicates, or omissions; and the underlying search query defines and constrains the scope shown. As a result, the analysis may be incomplete or inaccurate and may not reflect the full technology landscape.
Nothing on this page constitutes an exhaustive prior-art, novelty, freedom-to-operate, or validity search, nor does it constitute legal, financial, investment, or professional advice, and it should not be relied upon as such. Any patent, commercial, or strategic decision should be verified independently and reviewed with qualified patent, legal, and domain professionals. Patsnap makes no warranties, express or implied, as to the accuracy, completeness, or fitness for any particular purpose of the information presented.
Machine translation. Assignee and organisation names originally recorded in Chinese, Japanese or Korean have been rendered into English by an AI translation step so that the tables stay readable. These renderings are best-effort and may not match a company's registered English name; the original name is what the underlying patent record carries, and it is what any Eureka query launched from this page uses.